SVCET

SRI VIDYA COLLEGE OF ENGG & TECH UNIT II QUESTION BANK (LECTURE NOTES)

Sri Vidya College of Engineering And Technology

Virudhunagar – 626 005

Department of Electrical and Electronics Engineering

Year/ Semester/ Class : II/ III/ EEE Academic Year: 2017-2018

Subject Code/ Name: EE6301/ DIGITAL LOGIC CIRCUITS
UNIT II-COMBINATIONAL CIRCUITS

PART – A

1.Give the 2 canonical forms of Boolean function.

1. Sum of products 2. Product of sums

2. What is minterm & maxterm? A product term containing all the „n‟ variables of
the function in either complemented or uncomplemented form is called minterm. A
sum term containing all the „n‟ variables of the function in either complemented or
Uncomplemented form is called maxterm.
ET
3.What is SOP, POS?
The sum of products expression consists of two or more product (AND) terms that
are OR ed together. Each product term consists of one or more literals in either
C

complemented or Uncomplemented form.

SV

The product of sums expression consists of two or more sum (OR) terms that are
AND ed together. Each sum term consists of one or more literals in either
complemented or uncomplemented form.

4. What is a K- map?
Karnaugh map is a useful tool for simplifying and manipulating switching
functions. It is a map containing 2n cells for a „n‟ variable case. Each cell
corresponds to one row of the truthtable.

5.What is prime implicant and non-prime implicant?

Prime implicant is a product term obtained by combining the maximum possible
number of adjacent squares in the K-map. It can not be enclosed by a larger
implicant. Non prime implicant can be enclosed by a larger group.

6.What is essential prime implicant?

If a minterm is covered by only one prime implicant that is said to be essential and
it must be included in the minimum sum of products.

EE6301 DIGITAL LOGIC CIRCUITS Page 1 of 15

SVCET
SRI VIDYA COLLEGE OF ENGG & TECH UNIT II QUESTION BANK (LECTURE NOTES)

7. What is incompletely specified functions/don‟t care conditions?

In certain digital systems some combinations of input variables do not occur. The
outputs corresponding to that input combinations do not matter. So the designer
can assume a 0 or 1 as output for each of these combinations. This condition is
known as don‟t care conditions denoted by X in K-map.

8. What are the limitations of K-map?

The map method is convenient as long as the number of variables does not exceed
five or six. As the number of variable increases, the excessive number of squares
prevents a reasonable selection of adjacent squares.

9. What is tabulation method?

The tabulation or Quine McCluskey method is a specific step by step procedure
guaranteed to produce a simplified standard form expression for a function. It can
be applied to problems with many variables and has the advantage of being
suitable for machine computation.

10. What is the need for a code converter?

The availability of a large variety of codes for the same discrete elements of
ET
information results in the use of different codes for different digital systems. It is
sometimes necessary to use the output of one system as the input to another. A
conversion circuit must be inserted between the two systems if each uses different
C

codes for the same information. Thus a code converter is a circuit that makes the
SV

two systems compatible even though each uses a different binary code.

11.What are the steps to design a combinational logic circuit?

(1) The problem is stated
(2) The number of available input variables and required output variables is
determined
(3) The input and output variables are assigned letter symbols
(4) The truth table that defines the required relationships between inputs and
outputs is derived
(5) The simplified Boolean function for each output is obtained
(6) The logic diagram is drawn

12. What is an Encoder & Decoder?

An encoder is a combinational circuit that has 2n input lines and „n‟ output lines.
The output lines generate the binary code corresponding to the input value.eg. octal
to binary encoder has 8 inputs and 3 outputs that generate the binary number
corresponding to the octal digit.

EE6301 DIGITAL LOGIC CIRCUITS Page 2 of 15

SVCET
SRI VIDYA COLLEGE OF ENGG & TECH UNIT II QUESTION BANK (LECTURE NOTES)

The decoder is a combinational circuit that converts binary information from „n‟
input lines to a maximum of 2n unique output lines. A binary code of n bits is
capable of representing up to 2n distinct elements.

13. What is a Multiplexer and Demultiplexer?

Multiplexing means transmitting a large number of information units over a
smaller number of channels or lines.
A digital Multiplexer (data selector) is a combinational circuit that selects binary
information from one of many input lines and directs it to a single output line. A
Demultiplexer (data distributor) is a combinational circuit that receives the
information on a single line and transmits this information on one of 2n possible
output lines.

14. Mention the applications of Multiplexer.

1) Data selection and data routing. 2) Logic function generator.

3) Control sequencer. 4) Parallel to serial converter.

ET
15. Compare decoder and Demultiplexer.
The Decoder is a combinational circuit that converts binary information from „n‟
input lines to a maximum of 2n unique output lines. A Demultiplexer (data
C

distributor) is a combinational circuit that receives the information on a single line

SV

and transmits this information on one of 2n possible output lines. A decoder with
enable input can function as a Demultiplexer.

EE6301 DIGITAL LOGIC CIRCUITS Page 3 of 15

SVCET
SRI VIDYA COLLEGE OF ENGG & TECH UNIT II QUESTION BANK (LECTURE NOTES)

PART B

ET
C
SV

EE6301 DIGITAL LOGIC CIRCUITS Page 4 of 15

SVCET
SRI VIDYA COLLEGE OF ENGG & TECH UNIT II QUESTION BANK (LECTURE NOTES)

ET
C
SV

EE6301 DIGITAL LOGIC CIRCUITS Page 5 of 15

SVCET
SRI VIDYA COLLEGE OF ENGG & TECH UNIT II QUESTION BANK (LECTURE NOTES)

ET
C
SV

EE6301 DIGITAL LOGIC CIRCUITS Page 6 of 15

SVCET
SRI VIDYA COLLEGE OF ENGG & TECH UNIT II QUESTION BANK (LECTURE NOTES)

ET
C
SV

EE6301 DIGITAL LOGIC CIRCUITS Page 7 of 15

SVCET
SRI VIDYA COLLEGE OF ENGG & TECH UNIT II QUESTION BANK (LECTURE NOTES)

ET
C
SV

EE6301 DIGITAL LOGIC CIRCUITS Page 8 of 15

SVCET
SRI VIDYA COLLEGE OF ENGG & TECH UNIT II QUESTION BANK (LECTURE NOTES)

ET
C
SV

EE6301 DIGITAL LOGIC CIRCUITS Page 9 of 15

SVCET
SRI VIDYA COLLEGE OF ENGG & TECH UNIT II QUESTION BANK (LECTURE NOTES)

ET
C
SV

EE6301 DIGITAL LOGIC CIRCUITS Page 10 of 15

SVCET
SRI VIDYA COLLEGE OF ENGG & TECH UNIT II QUESTION BANK (LECTURE NOTES)

ET
C
SV

EE6301 DIGITAL LOGIC CIRCUITS Page 11 of 15

SVCET
SRI VIDYA COLLEGE OF ENGG & TECH UNIT II QUESTION BANK (LECTURE NOTES)

ET
C
SV

EE6301 DIGITAL LOGIC CIRCUITS Page 12 of 15

SVCET
SRI VIDYA COLLEGE OF ENGG & TECH UNIT II QUESTION BANK (LECTURE NOTES)

ET
C
SV

EE6301 DIGITAL LOGIC CIRCUITS Page 13 of 15

SVCET
SRI VIDYA COLLEGE OF ENGG & TECH UNIT II QUESTION BANK (LECTURE NOTES)

ET
C
SV

EE6301 DIGITAL LOGIC CIRCUITS Page 14 of 15

SVCET
SRI VIDYA COLLEGE OF ENGG & TECH UNIT II QUESTION BANK (LECTURE NOTES)

ET
C
SV

EE6301 DIGITAL LOGIC CIRCUITS Page 15 of 15