CS501 Quiz 1 Solved by VU Answer
CS501 Quiz 1 Solved by VU Answer
VUAnswer.com
3. ET =
a) CP x IC x T
b) CPI x IC x T
c) CPI / IC x T
d) CPI x IC/T
VUAnswer.com
VUAnswer.com
7. A component connected to the system bus and having control of it during a particular
bus cycle is called
a) Slave component
b) Master component
c) System bus
d) Buffer component
8. The information about the interrupt vector is given in 8-bit from 0 to 7, which is
translated to bit on the data bus
a) 16 to 32
b) 11 to 18
c) 0 to 7
d) 8 to 15
VUAnswer.com
10. Which I/O technique will be used by a sound card that may need to access data
stored in the computer`s RAM?
a) Programmed I/O
b) Interrupt driven I/O
c) Direct memory access(DMA)
d) Polling
12. Identify the type of serial communication error condition in which “0” isreceived
instead of stop bit(which is always a “1”)
a) Framing error
b) Parity error
c) Overrun error
d) Under run error
13. The Pentium does allow the use of some part of its accumulator registerEAX
VUAnswer.com
a) 8 bits
b) 16 bits
c) 32 bits
d) 64 bits
14. Where does the processor store the address of the first instruction of the ISR?
a) Interrupt vector
b) Interrupt request
c) Interrupt handler
d) All of the given options
15. is the time needed by the CPU to recognize (not service) aninterrupt request.
a) Interrupt latency
b) Response deadline
c) Timer delay
d) Throughput
16. At the start of the transfer operation in synchronous communication, the master
activates the signal.
a) Read
b) Enable
VUAnswer.com
c) Data
d) Acknowledge
17. Which is the last instruction of the ISR that is to be executed when the ISR
terminates?
a) IRET
b) IRQ
c) INT
d) NMI
18. Which one of the following methods for resolving the priority makes use ofindividual
bits of a priority encoder?
a) Daisy-Chaining Priority
b) Asynchronous Priority
c) Parallel Priority
d) Semi-synchronous Priority
VUAnswer.com
d) bus contention
VUAnswer.com
23. In the little-endian format exchanging data between computer, the datatransmitted
by one will be received in a “swapped” form by the other.
a) Organized
b) Signals
c) Swapped
d) Arranged
24. In which technique does the hardware directly access host memory for readingor
writing independent of CPU?
a) Direct Memory Access (DMA)
b) Programmed I/O
c) Interrupt driven I/O
d) Polling
25. Most parallel I/O ports used with peripheral devices are mapped on a range of
.
a) Bus addresses
b) Direct memory access
c) Contiguous addresses
d) Cache
26. signal is used in printer with DB-25 interface to reset its controller.
VUAnswer.com
a) #PE
b) #STROB
c) #INIT
d) #SLCT
28. In 8086/8088 processor, interrupt vector table is located at the memory location
.
a) 0
b) 4
c) 256
d) 1024
29. When an I/O module has a capability of executing a specific set of instructionsfor
specific I/O devices in the memory without the involvement of CPU is called
a) Selector Channel
VUAnswer.com
b) I/O Channel
c) I/O processors
d) Cycle Stealing
30. lets the user execute the program, one instruction at a time.
a) Single Step
b) Execute
c) Change PC
d) List File
31. Which one of the following is NOT a technique used when the CPU wants to
exchange data with a peripheral device?
a) Direct Memory Access (DMA)
b) Interrupt driven I/O
c) Programmed I/O
d) Virtual Memory
VUAnswer.com
Note:
If you found any mistake in quiz correct on it.
Get more solved quizzes, assignment, past paper and vu
solutions free to visit our website VUAnswer.com.
For help and suggestions contact us freely.
REGARD SARIM
WHATSAPP +923162965677