255.. (mcp1725)

MCP1725
500 mA, Low Voltage, Low Quiescent Current LDO Regulator
Features Description
• 500 mA Output Current Capability The MCP1725 is a 500 mA Low Dropout (LDO) linear
• Input Operating Voltage Range: 2.3V to 6.0V regulator that provides high current and low output
• Adjustable Output Voltage Range: 0.8V to 5.0V voltages in a very small package. The MCP1725
comes in a fixed (or adjustable) output voltage version,
• Standard Fixed Output Voltages:
with an output voltage range of 0.8V to 5.0V. The
- 0.8V, 1.2V, 1.8V, 2.5V, 3.0V, 3.3V, 5.0V 500 mA output current capability, combined with the
• Other Fixed Output Voltage Options Available low output voltage capability, make the MCP1725 a
Upon Request good choice for new sub-1.8V output voltage LDO
• Low Dropout Voltage: 210 mV typical at 500 mA applications that have high current demands.
• Typical Output Voltage Tolerance: 0.5% The MCP1725 is stable using ceramic output
• Stable with 1.0 µF Ceramic Output Capacitor capacitors that inherently provide lower output noise
• Fast response to Load Transients and reduce the size and cost of the entire regulator
solution. Only 1 µF of output capacitance is needed to
• Low Supply Current: 120 µA (typical)
stabilize the LDO.
• Low Shutdown Supply Current: 0.1 µA (typical)
Using CMOS construction, the quiescent current
• Adjustable Delay on Power Good Output
consumed by the MCP1725 is typically less than
• Short Circuit Current Limiting and 120 µA over the entire input voltage range, making it
Overtemperature Protection attractive for portable computing applications that
• 2x3 DFN-8 and SOIC-8 Package Options demand high output current. When shut down, the
quiescent current is reduced to less than 0.1 µA.
Applications The scaled-down output voltage is internally monitored
• High-Speed Driver Chipset Power and a power good (PWRGD) output is provided when
the output is within 92% of regulation (typical). An
• Networking Backplane Cards
external capacitor can be used on the CDELAY pin to
• Notebook Computers adjust the delay from 200 µs to 300 ms.
• Network Interface Cards
The overtemperature and short circuit current-limiting
• Palmtop Computers provide additional protection for the LDO during system
• Video Graphics Adapters fault conditions.
• 2.5V to 1.XV Regulators
Package Types
Adjustable (SOIC-8) Fixed (SOIC-8) Adjustable (2x3 DFN) Fixed (2x3 DFN)
VIN 1 8 VOUT VIN 1 8 VOUT VIN 1 8 VOUT VIN 1 8 VOUT
VIN 2 7 ADJ VIN 2 7 Sense
VIN 2 7 ADJ VIN 2 7 Sense
SHDN 3 6 CDELAY SHDN 3 6 CDELAY
SHDN 3 6 CDELAY SHDN 3 6 CDELAY
GND 4 5 PWRGD GND 4 5 PWRGD
GND 4 5 PWRGD GND 4 5 PWRGD
Note: DFN tab is at ground potential.
© 2007 Microchip Technology Inc. DS22026B-page 1
Downloaded from: http://www.datasheetcatalog.com/

MCP1725
Typical Application
MCP1725 Fixed Output Voltage
VIN = 2.3V to 2.8V VOUT = 1.8V @ 500 mA

1 VIN VOUT 8
2 VIN Sense 7
C1 C2
4.7 µF 1 µF
3 SHDN CDELAY 6
R1
4 GND PWRGD 5 100 kΩ
C3
On 1000 pF
Off
PWRGD
MCP1725 Adjustable Output Voltage
VIN = 2.3V to 2.8V VOUT = 1.2V @ 500 mA

1 VIN VOUT 8
R1
2 VIN ADJ 7 40 kΩ
C1 C2
4.7 µF 1 µF
3 SHDN CDELAY 6
R3
4 GND PWRGD 5 100 kΩ
On
C3 R2
Off 1000 pF 20 kΩ
PWRGD
DS22026B-page 2 © 2007 Microchip Technology Inc.

MCP1725
Functional Block Diagram - Adjustable Output
PMOS
VIN VOUT
Undervoltage
Lock Out
(UVLO)
ISNS Cf Rf
SHDN ADJ
+
Driver w/limit
and SHDN EA
Overtemperature
–
Sensing
SHDN
VREF
V IN
SHDN Reference
Soft-Start
PWRGD
Comp TDELAY
GND
92% of VREF
CDELAY

MCP1725
Functional Block Diagram - Fixed Output
PMOS
VIN VOUT
Undervoltage
Lock Out
(UVLO)
ISNS Cf Rf
SHDN Sense
+
Driver w/limit
and SHDN EA
Overtemperature
Sensing –
SHDN
VREF
V IN
SHDN Reference
Soft-Start
PWRGD
Comp TDELAY
GND
92% of VREF
CDELAY

MCP1725
1.0 ELECTRICAL † Notice: Stresses above those listed under “Maximum
Ratings” may cause permanent damage to the device.
CHARACTERISTICS
This is a stress rating only and functional operation of
the device at those or any other conditions above those
Absolute Maximum Ratings † indicated in the operational listings of this specification
VIN ......................................................................... 6.5V is not implied. Exposure to maximum rating conditions
Maximum Voltage on Any Pin for extended periods may affect device reliability.
........................................(GND – 0.3V) to (VIN + 0.3)V
Maximum Power Dissipation............. Internally-Limited
(Note 6)
Output Short Circuit Duration ..................... Continuous
Storage temperature .......................... -65°C to +150°C
ESD protection on all pins (HBM/MM) .. ≥ 2 kV; ≥ 200V

Maximum Junction Temperature, TJ ................ +150°C
AC/DC CHARACTERISTICS
Electrical Specifications: Unless otherwise noted, VIN = VOUT(MAX) + VDROPOUT(MAX) (Note 1), VR = 1.8V for Adjustable Output,
IOUT = 1 mA, CIN = COUT = 4.7 µF (X7R Ceramic), TA = +25°C.
Boldface type applies for junction temperatures, TJ (Note 7) of -40°C to +125°C
Parameters Sym Min Typ Max Units Conditions
Input Operating Voltage VIN 2.3 6.0 V Note 1

Input Quiescent Current Iq — 120 220 µA IL = 0 mA, VIN = Note 1,
VOUT = 0.8V to 5.0V
Input Quiescent Current for ISHDN — 0.1 3 µA SHDN = GND
SHDN Mode
Maximum Output Current IOUT 500 — — mA VIN = 2.3V to 6.0V
VR = 0.8V to 5.0V, Note 1
ΔVOUT/ (Note 1) ≤ VIN ≤ 6V
(VOUT x ΔVIN)
Line Regulation — ±0.05 ±0.16 %/V
Load Regulation ΔVOUT/VOUT -1.0 ±0.5 1.0 % IOUT = 1 mA to 500 mA,

(Note 4)
Output Short Circuit Current IOUT_SC — 1.2 — A RLOAD < 0.1Ω, Peak Current
Adjust Pin Characteristics (Adjustable Output Only)
Adjust Pin Reference Voltage VADJ 0.402 0.410 0.418 V VIN = 2.3V to VIN = 6.0V,
IOUT = 1 mA
Adjust Pin Leakage Current IADJ -10 ±0.01 +10 nA VIN = 6.0V, VADJ = 0V to 6V
Adjust Temperature Coefficient TCVOUT — 40 — ppm/°C Note 3
Fixed-Output Characteristics (Fixed Output Only)
Voltage Regulation VOUT VR - 2.5% VR ±0.5% VR + 2.5% V Note 2
Note 1: The minimum VIN must meet two conditions: VIN ≥ 2.3V and VIN ≥ VOUT(MAX) + VDROPOUT(MAX).
2: VR is the nominal regulator output voltage for the fixed cases. VR = 1.2V, 1.8V, etc. VR is the desired set point output
voltage for the adjustable cases. VR = VADJ * ((R1/R2)+1). Figure 4-1.
3: TCVOUT = (VOUT-HIGH – VOUT-LOW) *106 / (VR * ΔTemperature). VOUT-HIGH is the highest voltage measured over the
temperature range. VOUT-LOW is the lowest voltage measured over the temperature range.
4: Load regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is
tested over a load range from 1 mA to the maximum specified output current.
5: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its
nominal value that was measured with an input voltage of VOUT = VR + VDROPOUT(MAX).
temperature and the thermal resistance from junction to air. (i.e., TA, TJ, θJA). Exceeding the maximum allowable power
6: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction
dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained
junction temperatures above +150°C can impact device reliability.
7: The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the
desired junction temperature. The test time is small enough such that the rise in the junction temperature over the
ambient temperature is not significant.

MCP1725
AC/DC CHARACTERISTICS (CONTINUED)
Dropout Characteristics
Dropout Voltage VIN-VOUT — 210 350 mV IOUT = 500 mA, (Note 5)
VIN(MIN) = 2.3V
Power Good Characteristics
PWRGD Input Voltage Operat- VPWRGD_VIN 1.0 — 6.0 V TA = +25°C
ing Range 1.2 — 6.0 TA = -40°C to +125°C
For VIN < 2.3V, ISINK = 100 µA
PWRGD Threshold Voltage VPWRGD_TH — — — %VOUT Falling Edge
(Referenced to VOUT) 89 92 95 VOUT < 2.5V Fixed, VOUT =
Adj.
90 92 94 VOUT >= 2.5V Fixed
PWRGD Threshold Hysteresis VPWRGD_HYS 1.0 2.0 3.0 %VOUT
PWRGD Output Voltage Low VPWRGD_L — 0.2 0.4 V IPWRGD SINK = 1.2 mA,
ADJ = 0V, SENSE = 0V
PWRGD Leakage PWRGD_LK — 1 — nA VPWRGD = VIN = 6.0V
PWRGD Time Delay TPG Rising Edge
RPULLUP = 10 kΩ
ICDELAY = 140 nA (Typ)
— 200 — µs CDELAY = OPEN
10 30 55 ms CDELAY = 0.01 µF
— 300 — ms CDELAY = 0.1 µF
Detect Threshold to PWRGD TVDET-PWRGD — 200 — µs VADJ or VSENSE =
Active Time Delay VPWRGD_TH + 20 mV to
VPWRGD_TH - 20 mV
Shutdown Input
Logic High Input VSHDN-HIGH 45 — — %VIN VIN = 2.3V to 6.0V
Logic Low Input VSHDN-LOW — — 15 %VIN VIN = 2.3V to 6.0V
SHDN Input Leakage Current SHDNILK -0.1 ±0.001 +0.1 µA VIN = 6V, SHDN =VIN,
SHDN = GND

MCP1725
AC/DC CHARACTERISTICS (CONTINUED)

AC Performance
Output Delay From SHDN TOR — 100 — µs SHDN = GND to VIN
VOUT = GND to 95% VR
Output Noise eN — 2.0 — µV/√Hz IOUT = 200 mA, f = 1 kHz,
COUT = 10 µF (X7R Ceramic),
VOUT = 2.5V
Power Supply Ripple Rejection PSRR — 60 — dB f = 100 Hz, COUT = 10 µF,
Ratio IOUT = 10 mA,
VINAC = 30 mV pk-pk,
CIN = 0 µF
Thermal Shutdown Temperature TSD — 150 — °C IOUT = 100 µA, VOUT = 1.8V,
VIN = 2.8V
Thermal Shutdown Hysteresis ΔTSD — 10 — °C IOUT = 100 µA, VOUT = 1.8V,
VIN = 2.8V
TEMPERATURE SPECIFICATIONS
Electrical Specifications: Unless otherwise indicated, all limits apply for VIN = 2.3V to 6.0V.
Temperature Ranges
Operating Junction Temperature Range TJ -40 — +125 °C Steady State
Maximum Junction Temperature TJ — — +150 °C Transient
Storage Temperature Range TA -65 — +150 °C
Thermal Package Resistances
Thermal Resistance, 8LD 2x3 DFN θJA — 76 — °C/W 4-Layer JC51-7
θJC — 26 — °C/W Standard Board with
vias
Thermal Resistance, 8LD SOIC θJA — 163 — °C/W 4-Layer JC51-7
θJC — 38.8 — °C/W Standard Board

MCP1725
2.0 TYPICAL PERFORMANCE CURVES
Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and
are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed.
In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power
supply range) and therefore outside the warranted range.
Note: Unless otherwise indicated, VIN = VOUT + 0.5V or VIN = 2.3V (whichever is greater), IOUT = 1 mA, CIN = COUT =
4.7 µF Ceramic (X7R), SHDN = VIN, CDELAY = Open, Fixed Output Version, and TA = +25°C.
Note: Junction Temperature (TJ) is approximated by soaking the device under test to an ambient temperature equal to
the desired junction temperature. The test time is small enough such that the rise in Junction Temperature over the
Ambient temperature is not significant.
150 0.12
IOUT = 0 mA VIN = 2.3V to 6.0V
Quiescent Current (µA)
140
Line Regulation (%/V)

0.10
+130°C IOUT = 1 mA IOUT = 500 mA
130 +90°C
0.08
120 IOUT = 50 mA
0.06
110
0.04 IOUT = 100 mA
100 IOUT = 250 mA
0°C +25°C
90 0.02
-45°C
80 0.00
2 3 4 5 6 -45 -20 5 30 55 80 105 130
Input Voltage (V) Temperature (°C)
FIGURE 2-1: Quiescent Current vs. Input FIGURE 2-4: Line Regulation vs.
Voltage (1.8V Adjustable). Temperature (1.8V Adjustable).
210 0.20
VOUT = 1.2V Adj 0.18 VOUT = 3.3V
200
Load Regulation (%)
Ground Current (µA)
190 0.16
0.14
180
0.12 VOUT = 0.8V
170
0.10 VOUT = 1.8V
160
0.08
150 VIN = 2.5V
0.06 VOUT = 5V
140 VIN = 3.3V 0.04
130 VIN = 5.0V 0.02 IOUT = 1.0 mA to 500 mA
120 0.00
0 100 200 300 400 500 -45 -20 5 30 55 80 105 130
Load Current (mA) Temperature (°C)
FIGURE 2-2: Ground Current vs. Load FIGURE 2-5: Load Regulation vs.
Current (1.2V Adjustable). Temperature (Adjustable Version).
150 0.412
IOUT = 0 mA IOUT = 1 mA
140
Adjust Pin Voltage (V)
VIN = 6.0V 0.411

130 VIN = 6.0V
VIN = 5.0V
120 VIN = 5.0V
0.410
110
100 VIN = 3.3V
0.409
VIN = 2.3V, 3.0V, 4.0V
90 VIN = 2.3V
80 0.408
-45 -20 5 30 55 80 105 130 -45 -20 5 30 55 80 105 130
Temperature (°C) Temperature (°C)
FIGURE 2-3: Quiescent Current vs. FIGURE 2-6: Adjust Pin Voltage vs.
Junction Temperature (1.8V Adjustable). Temperature.

MCP1725
Note: Unless otherwise indicated, VIN = VOUT + 0.5V or VIN = 2.3V (whichever is greater), IOUT = 1 mA,
CIN = COUT = 4.7 µF Ceramic (X7R), SHDN = VIN, CDELAY = Open, Fixed Output Version, and TA = +25°C.
0.25 150
IOUT = 0 mA

VOUT = 5.0V 140
Dropout Voltage (V)
0.20
+130°C
130
0.15 VOUT = 2.5V
120
0.10 110
+90°C
100
0.05 0°C +25°C
90
-45°C
0.00 80
0 100 200 300 400 500 2 3 4 5 6
Load Current (mA) Input Voltage (V)
FIGURE 2-7: Dropout Voltage vs. Load FIGURE 2-10: Quiescent Current vs. Input
Current (Adjustable Version). Voltage (0.8V Fixed).
0.28 150
IOUT = 500 mA IOUT = 0 mA

0.26 140
Dropout Voltage (V)
0.24 130
VOUT = 5.0V
0.22 VOUT = 3.3V 120
0.20 110
+135°C
0.18 VOUT = 2.5V 100
-45°C 0°C +25°C +90°C
0.16 90
-45 -20 5 30 55 80 105 130 3 3.5 4 4.5 5 5.5 6
Temperature (°C) Input Voltage (V)
FIGURE 2-8: Dropout Voltage vs. FIGURE 2-11: Quiescent Current vs. Input
Temperature (Adjustable Version). Voltage (2.5V Fixed).
35 210
CDELAY = 0.01 µF
34
Power Good Time Delay (ms)
IOUT = 0 mA
Ground Current (µA)
33 VIN = 2.3V 190

32
31 170
30 VOUT = 5.0V
VIN = 5.0V
29 150
28 VIN = 3.0V
VOUT = 2.5V
27 130
26
25 110
-45 -20 5 30 55 80 105 130 0 100 200 300 400 500
Temperature (°C) Load Current (mA)
FIGURE 2-9: Power Good (PWRGD) FIGURE 2-12: Ground Current vs. Load
Time Delay vs. Temperature (Adjustable Current.
Version).

MCP1725
140 0.050
IOUT = 0 mA VOUT = 2.5V
0.045 VIN = 3.0V to 6.0V

130 IOUT = 1 mA
0.040
120
0.035 IOUT = 50 mA
VOUT = 2.5V
110 0.030
0.025
100
VOUT = 0.8V 0.020 IOUT = 250 mA
90 IOUT = 500 mA
0.015
IOUT = 100 mA
80 0.010
-45 -20 5 30 55 80 105 130 -45 -20 5 30 55 80 105 130
Junction Temperature (°C) Temperature (°C)
FIGURE 2-13: Quiescent Current vs. FIGURE 2-16: Line Regulation vs.
Junction Temperature. Temperature (2.5V Fixed).
1.0 0.20
VOUT = 0.8V IOUT = 1.0 mA to 500 mA
0.9 0.18
VOUT = 0.8V
Load Regulation (%)

0.8 0.16
0.7 0.14
ISHDN (µA)
VOUT = 1.2V
0.6
0.12
0.5
VIN = 2.3V 0.10
0.4 VIN = 6.0V
0.3 0.08
VIN = 3.3V
0.2 0.06
0.1 0.04
0.0 0.02
-45 -20 5 30 55 80 105 130 -45 -20 5 30 55 80 105 130
FIGURE 2-14: ISHDN vs. Temperature. FIGURE 2-17: Load Regulation vs.
Temperature (VOUT < 2.5V Fixed).
0.10 0.00
VIN = 2.3V to 6.0V
0.09 IOUT = 1 mA IOUT = 1.0 mA to 500 mA
VOUT = 0.8V -0.05
Load Regulation (%)
0.08 VOUT = 2.5V

0.07 -0.10
0.06 IOUT = 50 mA -0.15
0.05
IOUT = 100 mA -0.20 VOUT = 5.0V
0.04
IOUT = 250 mA
0.03 -0.25
0.02
-0.30
0.01 IOUT = 500 mA
0.00 -0.35
-45 -20 5 30 55 80 105 130 -45 -20 5 30 55 80 105 130
Temperature (VOUT ≥ 2.5V Fixed).

FIGURE 2-15: Line Regulation vs. FIGURE 2-18: Load Regulation vs.
Temperature (0.8V Fixed).

MCP1725
0.25
VOUT = 5.0V 10
VIN = 3.3V ILOAD = 200 mA
Dropout Voltage (V)
0.20 VOUT = 2.5V COUT = 1 μF

1 CIN = 10 μF
Noise (μV/¥Hz)
0.15 VOUT = 2.5V VIN = 2.3V
VOUT = 0.8V
0.10 0.1
0.05 0.01
0.00
0.001
0 100 200 300 400 500
0.01 0.1 1 10 100 1000
Load Current (mA) Frequency (kHz)
FIGURE 2-19: Dropout Voltage vs. Load FIGURE 2-22: Output Noise Voltage
Current. Density vs. Frequency.
0.28
ILOAD = 500 mA 0
0.26
-10
Dropout Voltage (V)
0.24
VOUT = 5.0V
-20
0.22
PSRR (dB)
0.20 -30
0.18 VOUT = 2.5V -40
VR=1.2V Adj
0.16 -50 COUT=4.7 μF ceramic X7R
0.14 VIN=2.5V
-60
CIN=0 μF
0.12 -70 IOUT=10 mA
0.10
-80
-45 -20 5 30 55 80 105 130
0.01 0.1 1 10 100 1000
Temperature (°C) Frequency (kHz)
FIGURE 2-20: Dropout Voltage vs. FIGURE 2-23: Power Supply Ripple
Temperature. Rejection (PSRR) vs. Frequency (VOUT = 1.2V
Adj.).
1.20
IPEAK 0
Short Circuit Current (A)
1.10 -10
1.00 VOUT = 2.5V Fixed
-20
CIN = 3000 µF
PSRR (dB)
0.90 -30
0.80 -40
VR=1.2V Adj
0.70 -50 COUT=22 μF ceramic X7R
ISTEADY STATE VIN=2.5V
-60
0.60 CIN=0 μF
-70 IOUT=10 mA
0.50
-80
3.0 3.5 4.0 4.5 5.0 5.5 6.0
0.01 0.1 1 10 100 1000
Input Voltage (V) Frequency (kHz)
FIGURE 2-21: Short Circuit Current vs. FIGURE 2-24: Power Supply Ripple
Input Voltage. Rejection (PSRR) vs. Frequency (VOUT = 1.2V
Adj.).

MCP1725
0
-10
-20
PSRR (dB)
-30
-40
VR=2.5V Fixed
-50 COUT=4.7 μF ceramic X7R
VIN=3.3V
-60
CIN=0 μF
-70 IOUT=10 mA
-80
0.01 0.1 1 10 100 1000
Frequency (KHz)
FIGURE 2-25: Power Supply Ripple FIGURE 2-28: 2.5V (Adj.) Startup from
Rejection (PSRR) vs. Frequency (VOUT = 2.5V Shutdown.
Fixed).
0
-10
-20
PSRR (dB)
-30
-40
VR=2.5V Fixed
-50 COUT=22 μF ceramic X7R
VIN=3.3V
-60
CIN=0 μF
-70 IOUT=10 mA
-80
0.01 0.1 1 10 100 1000
Frequency (KHz)
FIGURE 2-26: Power Supply Ripple FIGURE 2-29: Power Good (PWRGD)
Rejection (PSRR) vs. Frequency (VOUT = 2.5V Timing with Cdelay of 1000 pF (2.5V Fixed).
Fixed).
FIGURE 2-27: 2.5V (Adj.) Startup from VIN. FIGURE 2-30: Power Good (PWRGD)
Timing with CDELAY of 0.01 µF (2.5V Fixed).

MCP1725
FIGURE 2-31: Dynamic Line Response FIGURE 2-33: Dynamic Load Response
(5.0V Fixed). (2.5V Fixed, 1 mA to 500 mA).
FIGURE 2-32: Dynamic Line Response FIGURE 2-34: Dynamic Load Response
(2.5V Fixed). (2.5V Fixed, 10 mA to 500 mA).

MCP1725
3.0 PIN DESCRIPTION
The descriptions of the pins are listed in Table 3-1.
TABLE 3-1: PIN FUNCTION TABLE
Adjustable
Fixed Output Name Description
Output
1 1 VIN Input Voltage Supply
2 2 VIN Input Voltage Supply
3 3 SHDN Shutdown Control Input (active-low)
4 4 GND Ground
5 5 PWRGD Power Good Output (open-drain)
6 6 CDELAY Power Good Delay Set-Point Input
— 7 ADJ Voltage Sense Input (adjustable version)
7 — Sense Voltage Sense Input (fixed voltage version)
8 8 VOUT Regulated Output Voltage
Exposed Pad Exposed Pad EP Exposed Pad of the DFN Package (ground potential)
3.1 Input Voltage Supply (VIN) 3.4 Power Good Output (PWRGD)
Connect the unregulated or regulated input voltage The PWRGD output is an open-drain output used to
source to VIN. If the input voltage source is located indicate when the LDO output voltage is within 92%
several inches away from the LDO, or the input source (typically) of its nominal regulation value. The PWRGD
is a battery, it is recommended that an input capacitor threshold has a typical hysteresis value of 2%. The
be used. A typical input capacitance value of 1 µF to PWRGD output is typically delayed by 200 µs (typical,
10 µF should be sufficient for most applications. no capacitance on CDELAY pin) from the time the LDO
output is within 92% + 3% (max hysteresis) of the
3.2 Shutdown Control Input (SHDN) regulated output value on power-up. This delay time is
controlled by the CDELAY pin.
The SHDN input is used to turn the LDO output voltage
on and off. When the SHDN input is at a logic-high 3.5 Power Good Delay Set-Point Input
level, the LDO output voltage is enabled. When the
SHDN input is pulled to a logic-low level, the LDO
(CDELAY)
output voltage is disabled. When the SHDN input is The CDELAY input sets the power-up delay time for the
pulled low, the PWRGD output also goes low and the PWRGD output. By connecting an external capacitor
LDO enters a low quiescent current shutdown state from the CDELAY pin to ground, the typical delay times
where the typical quiescent current is 0.1 µA. for the PWRGD output can be adjusted from 200 µs (no
capacitance) to 300 ms (0.1 µF capacitor). This allows
3.3 Ground (GND) for the optimal setting of the system reset time.
Connect the GND pin of the LDO to a quiet circuit

ground. This will help the LDO power supply rejection
ratio and noise performance. The ground pin of the
LDO only conducts the quiescent current of the LDO
(typically 120 µA), so a heavy trace is not required.
For applications that have switching or noisy inputs, tie
the GND pin to the return of the output capacitor.
Ground planes help lower inductance and voltage
spikes caused by fast transient load currents and are
recommended for applications that are subjected to
fast load transients.

MCP1725
3.6 Output Voltage Sense/Adjust 3.7 Regulated Output Voltage (VOUT)
Input (ADJ/Sense) The VOUT pin(s) is the regulated output voltage of the
LDO. A minimum output capacitance of 1.0 µF is
3.6.1 ADJ
required for LDO stability. The MCP1725 is stable with
For adjustable applications, the output voltage is ceramic, tantalum and aluminum-electrolytic
connected to the ADJ input through a resistor divider capacitors. See Section 4.3 “Output Capacitor” for
that sets the output voltage regulation value. This output capacitor selection guidance.
provides the user the capability to set the output
voltage to any value they desire within the 0.8V to 5.0V 3.8 Exposed Pad (EP)
range of the device.
The 2x3 DFN package has an exposed pad on the
3.6.2 Sense bottom of the package. This pad should be soldered to
the Printed Circuit Board (PCB) to aid in the removal of
For fixed output voltage versions of the device, the heat from the package during operation. The exposed
SENSE input is used to provide output voltage pad is at the ground potential of the LDO.
feedback to the internal circuitry of the MCP1725. The
SENSE pin typically improves load regulation by
allowing the device to compensate for voltage drops
due to packaging and circuit board layout.

MCP1725
4.0 DEVICE OVERVIEW EQUATION 4-2:
R 1 = R 2 ⎛ --------------------------------⎞
⎝ ⎠
V OUT – V ADJ
The MCP1725 is a high output current, Low Dropout
(LDO) voltage regulator with an adjustable delay V ADJ
Where:
power-good output and shutdown control input. The
low dropout voltage of 210 mV typical at 0.5A of current VOUT = LDO Output Voltage
makes it ideal for battery-powered applications. Unlike VADJ = ADJ Pin Voltage
other high output current LDOs, the MCP1725 only (typically 0.41V)
draws a maximum of 220 µA of quiescent current.
4.1 LDO Output Voltage 4.2 Output Current and Current

The MCP1725 LDO is available with either a fixed
Limiting
output voltage or an adjustable output voltage. The The MCP1725 LDO is tested and ensured to supply a
output voltage range is 0.8V to 5.0V for both versions. minimum of 0.5A of output current. The MCP1725 has
no minimum output load, so the output load current can
4.1.1 ADJUST INPUT go to 0 mA and the LDO will continue to regulate the
The adjustable version of the MCP1725 uses the ADJ output voltage to within tolerance.
pin (pin 7) to get the output voltage feedback for output The MCP1725 also incorporates an output current limit.
voltage regulation. This allows the user to set the If the output voltage falls below 0.7V due to an overload
output voltage of the device with two external resistors. condition (usually represents a shorted load condition),
The nominal voltage for ADJ is 0.41V. the output current is limited to 1.2A (typical). If the over-
Figure 4-1 shows the adjustable version of the load condition is a soft overload, the MCP1725 will
MCP1725. Resistors R1 and R2 form the resistor supply higher load currents of up to 1A. The MCP1725
divider network necessary to set the output voltage. should not be operated in this condition continuously as
With this configuration, the equation for setting VOUT is: it may result in failure of the device. However, this does
allow for device usage in applications that have higher
EQUATION 4-1: pulsed load currents having an average output current
V OUT = V ADJ ⎛ ------------------⎞

value of 0.5A or less.
⎝ R2 ⎠
R1 + R2
Output overload conditions may also result in an over-
Where: temperature shutdown of the device. If the junction
temperature rises above 150°C, the LDO will shut
VOUT = LDO Output Voltage down the output voltage. See Section 4.9 “Overtem-
VADJ = ADJ Pin Voltage perature Protection” for more information on
(typically 0.41V) overtemperature shutdown.
4.3 Output Capacitor

MCP1725-ADJ
The MCP1725 requires a minimum output capacitance
VIN VOUT
1 VIN VOUT 8 of 1 µF for output voltage stability. Ceramic capacitors
C1 are recommended because of their size, cost and
2 VIN ADJ 7 R1
4.7 µF C2
3 SHDN CDELAY 6 environmental robustness qualities.
1 µF
On
4 GND PWRGD 5 Aluminum-electrolytic and tantalum capacitors can be
Off C3
used on the LDO output as well. The Equivalent Series
R2 Resistance (ESR) of the electrolytic output capacitor
1000 pF
must be no greater than 1 ohm. The output capacitor
should be located as close to the LDO output as is
FIGURE 4-1: Typical Adjustable Output practical. Ceramic materials X7R and X5R have low
Voltage Application Circuit. temperature coefficients and are well within the
acceptable ESR range required. A typical 1 µF X7R
The allowable resistance value range for resistor R2 is 0805 capacitor has an ESR of 50 milli-ohms.
from 10 kΩ to 200 kΩ. Solving the equation for R1
yields the following equation: Larger LDO output capacitors can be used with the
MCP1725 to improve dynamic performance and power
supply ripple rejection performance. A maximum of
22 µF is recommended. Aluminum-electrolytic
capacitors are not recommended for low-temperature
applications of < -25°C.

MCP1725
4.4 Input Capacitor The power good output is an open-drain output that can
be pulled up to any voltage that is equal to or less than
Low input source impedance is necessary for the LDO the LDO input voltage. This output is capable of sinking
output to operate properly. When operating from 1.2 mA (VPWRGD < 0.4V maximum).
batteries, or in applications with long lead length
(> 10 inches) between the input source and the LDO,
some input capacitance is recommended. A minimum
of 1.0 µF to 4.7 µF is recommended for most VPWRGD_TH
applications.
VOUT
For applications that have output step load
TPG
requirements, the input capacitance of the LDO is very
important. The input capacitance provides the LDO
with a good local low-impedance source to pull the VOH
transient currents from in order to respond quickly to TVDET_PWRGD
the output load step. For good step response

performance, the input capacitor should be of PWRGD
equivalent (or higher) value than the output capacitor.
The capacitor should be placed as close to the input of VOL
the LDO as is practical. Larger input capacitors will also
help reduce any high-frequency noise on the input and
output of the LDO and reduce the effects of any FIGURE 4-2: Power Good Timing.
inductance that exists between the input source
voltage and the input capacitance of the LDO.
4.5 Power Good Output (PWRGD) VIN

TOR
The PWRGD output is used to indicate when the output
voltage of the LDO is within 92% (typical value, see 70 µs
30 µs
Section 1.0 “Electrical Characteristics” for Minimum
and Maximum specifications) of its nominal regulation
SHDN TPG
value.
As the output voltage of the LDO rises, the PWRGD
output will be held low until the output voltage has
exceeded the power good threshold plus the hysteresis
value. Once this threshold has been exceeded, the VOUT
power good time delay is started (shown as TPG in
Section 1.0 “Electrical Characteristics”). The power
good time delay is adjustable via the CDELAY pin of the
LDO (see Section 4.6 “CDELAY Input”). By placing a
PWRGD
capacitor from the CDELAY pin to ground, the power
good time delay can be adjusted from 200 µs (no
capacitance) to 300 ms (0.1 µF capacitor). After the
time delay period, the PWRGD output will go high, indi- FIGURE 4-3: Power Good Timing from
cating that the output voltage is stable and within Shutdown.
regulation limits.
If the output voltage of the LDO falls below the power
good threshold, the power good output will transition
low. The power good circuitry has a 170 µs delay when
detecting a falling output voltage, which helps to
increase noise immunity of the power good output and
avoid false triggering of the power good output during
fast output transients. See Figure 4-2 for power good
timing characteristics.
When the LDO is put into Shutdown mode using the
SHDN input, the power good output is pulled low
immediately, indicating that the output voltage will be
out of regulation. The timing diagram for the power
good output when using the shutdown input is shown in
Figure 4-3.

MCP1725
4.6 CDELAY Input 4.7 Shutdown Input (SHDN)
The CDELAY input is used to provide the power-up delay The SHDN input is an active-low input signal that turns
timing for the power good output, as discussed in the the LDO on and off. The SHDN threshold is a
previous section. By adding a capacitor from the percentage of the input voltage. The typical value of
CDELAY pin to ground, the PWRGD power-up time this shutdown threshold is 30% of VIN, with minimum
delay can be adjusted from 200 µs (no capacitance on and maximum limits over the entire operating
CDELAY) to 300 ms (0.1 µF of capacitance on CDELAY). temperature range of 45% and 15%, respectively.
See Section 1.0 “Electrical Characteristics” for The SHDN input will ignore low-going pulses (pulses
CDELAY timing tolerances. meant to shut down the LDO) that are up to 400 ns in
Once the power good threshold (rising) has been pulse width. If the shutdown input is pulled low for more
reached, the CDELAY pin charges the external capacitor than 400 ns, the LDO will enter Shutdown mode. This
to VIN. The charging current is 140 nA (typical). The small bit of filtering helps to reject any system noise
PWRGD output will transition high when the CDELAY pin spikes on the shutdown input signal.
voltage has charged to 0.42V. If the output falls below On the rising edge of the SHDN input, the shutdown
the power good threshold limit during the charging time circuitry has a 30 µs delay before allowing the LDO
between 0.0V and 0.42V on the CDELAY pin, the output to turn on. This delay helps to reject any false
CDELAY pin voltage will be pulled to ground, thus reset- turn-on signals or noise on the SHDN input signal. After
ting the timer. The CDELAY pin will be held low until the the 30 µs delay, the LDO output enters its soft-start
output voltage of the LDO has once again risen above period as it rises from 0V to its final regulation value. If
the power good rising threshold. A timing diagram the SHDN input signal is pulled low during the 30 µs
showing CDELAY, PWRGD and VOUT is shown in delay period, the timer will be reset and the delay time
Figure 4-4. will start over again on the next rising edge of the
SHDN input. The total time from the SHDN input going
high (turn-on) to the LDO output being in regulation is
VOUT typically 100 µs. See Figure 4-5 for a timing diagram of
VPWRGD_TH
the SHDN input.
VIN (typ) TOR

TPG CDELAY 400 ns (typ)
70 µs
CDELAY Threshold (0.42V) 30 µs
0V
SHDN
PWRGD
VOUT
FIGURE 4-4: CDELAY and PWRGD Timing

Diagram. FIGURE 4-5: Shutdown Input Timing
Diagram.

MCP1725
4.8 Dropout Voltage and 4.9 Overtemperature Protection
Undervoltage Lockout The MCP1725 LDO has temperature-sensing circuitry
Dropout voltage is defined as the input-to-output to prevent the junction temperature from exceeding
voltage differential at which the output voltage drops approximately 150°C. If the LDO junction temperature
2% below the nominal value that was measured with a does reach 150°C, the LDO output will be turned off
VR + 0.6V differential applied. The MCP1725 LDO has until the junction temperature cools to approximately
a very low dropout voltage specification of 210 mV 140°C, at which point the LDO output will automatically
(typical) at 0.5A of output current. See Section 1.0 resume normal operation. If the internal power
“Electrical Characteristics” for maximum dropout dissipation continues to be excessive, the device will
voltage specifications. again shut off. The junction temperature of the die is a
function of power dissipation, ambient temperature and
The MCP1725 LDO operates across an input voltage
package thermal resistance. See Section 5.0 “Appli-
range of 2.3V to 6.0V and incorporates input Undervolt-
cation Circuits/Issues” for more information on LDO
age Lockout (UVLO) circuitry that keeps the LDO
power dissipation and junction temperature.
output voltage off until the input voltage reaches a
minimum of 2.18V (typical) on the rising edge of the
input voltage. As the input voltage falls, the LDO output
will remain on until the input voltage level reaches
2.04V (typical).
Since the MCP1725 LDO undervoltage lockout
activates at 2.04V as the input voltage is falling, the
dropout voltage specification does not apply for output
voltages that are less than 1.9V.
For high-current applications, voltage drops across the
PCB traces must be taken into account. The trace
resistances can cause significant voltage drops
between the input voltage source and the LDO. For
applications with input voltages near 2.3V, these PCB
trace voltage drops can sometimes lower the input
voltage enough to trigger a shutdown due to
undervoltage lockout.

MCP1725
5.0 APPLICATION CIRCUITS/ In addition to the LDO pass element power dissipation,
there is power dissipation within the MCP1725 as a
ISSUES
result of quiescent or ground current. The power
dissipation as a result of the ground current can be
5.1 Typical Application calculated using the following equation:
The MCP1725 is used for applications that require high
LDO output current and a power good output. EQUATION 5-2:
P I ( GND ) = V IN ( MAX ) × I VIN
MCP1725-2.5 Where:
VIN = 3.3V VOUT = 2.5V @ 0.5A
PI(GND = Power dissipation due to the
1 VIN VOUT 8
C1 R1 quiescent current of the LDO
2 VIN Sense 7
10 µF 10kΩ C2 VIN(MAX) = Maximum input voltage
3 SHDN CDELAY 6 10 µF
4 GND PWRGD 5 IVIN = Current flowing in the VIN pin
On
Off
with no LDO output current
C3
(LDO quiescent current)
1000 pF
The total power dissipated within the MCP1725 is the

sum of the power dissipated in the LDO pass device
PWRGD and the P(IGND) term. Because of the CMOS
construction, the typical IGND for the MCP1725 is
FIGURE 5-1: Typical Application Circuit. 120 µA. Operating at 3.465V results in a power dissipa-
tion of 0.42 milli-Watts. For most applications, this is
5.1.1 APPLICATION CONDITIONS small compared to the LDO pass device power
dissipation and can be neglected.
Package Type = 2x3 DFN8
The maximum continuous operating junction
Input Voltage Range = 3.3V ± 5% temperature specified for the MCP1725 is +125°C. To
VIN maximum = 3.465V estimate the internal junction temperature of the
VIN minimum = 3.135V MCP1725, the total internal power dissipation is
multiplied by the thermal resistance from junction to
VDROPOUT (max) = 0.350V
ambient (RθJA) of the device. The thermal resistance
VOUT (typical) = 2.5V from junction to ambient for the 2x3 DFN package is
IOUT = 0.5A maximum estimated at 76° C/W.
PDISS (typical) = 0.4W
EQUATION 5-3:
T J ( MAX ) = P TOTAL × Rθ JA + T AMAX
Temperature Rise = 30.4°C
5.2 Power Calculations TJ(MAX) = Maximum continuous junction

temperature
5.2.1 POWER DISSIPATION
PTOTAL = Total device power dissipation
The internal power dissipation within the MCP1725 is a
function of input voltage, output voltage, output current, RθJA = Thermal resistance from junction to
and quiescent current. Equation 5-1 can be used to ambient
calculate the internal power dissipation for the LDO. TAMAX = Maximum ambient temperature
EQUATION 5-1:
P LDO = ( V IN ( MAX ) ) – V OUT ( MIN ) ) × I OUT ( MAX ) )
Where:
PLDO = LDO Pass device internal
power dissipation
VIN(MAX) = Maximum input voltage
VOUT(MIN) = LDO minimum output voltage

MCP1725
The maximum power dissipation capability for a 5.3 Typical Application
package can be calculated given the junction-to-
ambient thermal resistance and the maximum ambient Internal power dissipation, junction temperature rise,
temperature for the application. Equation 5-4 can be junction temperature and maximum power dissipation
used to determine the package maximum internal is calculated in the following example. The power dissi-
power dissipation. pation as a result of ground current is small enough to
be neglected.
EQUATION 5-4:
( T J ( MAX ) – T A ( MAX ) )
EXAMPLE 5-1: POWER DISSIPATION
P D ( MAX ) = --------------------------------------------------- EXAMPLE
Rθ JA
Package
PD(MAX) = Maximum device power dissipation Package = 2x3 DFN
TJ(MAX) = maximum continuous junction Type
temperature Input Voltage
TA(MAX) = maximum ambient temperature VIN = 3.3V ± 5%
RθJA = Thermal resistance from junction to LDO Output Voltage and Current
ambient
VOUT = 2.5V
IOUT = 0.5A
EQUATION 5-5:
T J ( RISE ) = P D ( MAX ) × Rθ JA
Maximum Ambient Temperature
TA(MAX) = 60°C
Internal Power Dissipation
TJ(RISE) = Rise in device junction temperature
over the ambient temperature PLDO(MAX) = (VIN(MAX) – VOUT(MIN)) x
IOUT(MAX)
PD(MAX) = Maximum device power dissipation
PLDO = ((3.3V x 1.05) – (2.5V x 0.975))
RθJA = Thermal resistance from junction to x 0.5A
ambient
PLDO = 0.51 Watts
EQUATION 5-6: 5.3.1 DEVICE JUNCTION TEMPERATURE

RISE
T J = T J ( RISE ) + T A
The internal junction temperature rise is a function of
TJ = Junction temperature internal power dissipation and the thermal resistance
TJ(RISE) = Rise in device junction temperature from junction-to-ambient for the application. The
over the ambient temperature thermal resistance from junction-to-ambient (RθJA) is
derived from an EIA/JEDEC standard for measuring
TA = Ambient temperature thermal resistance for small surface-mount packages.
The EIA/JEDEC specification is JESD51-7 “High
Effective Thermal Conductivity Test Board for Leaded
Surface-Mount Packages”. The standard describes the
test method and board specifications for measuring the
thermal resistance from junction to ambient. The actual
thermal resistance for a particular application can vary
depending on many factors such as copper area and
thickness. Refer to AN792, “A Method to Determine
How Much Power a SOT23 Can Dissipate in an Appli-
cation” (DS00792), for more information regarding this
subject.
TJ(RISE) = PTOTAL x RθJA

TJRISE = 0.51 W x 76.0° C/W
TJRISE = 38.8°C

MCP1725
5.3.2 JUNCTION TEMPERATURE 5.4 CDELAY Calculations (typical)
ΔT
C = I • -------
ESTIMATE
To estimate the internal junction temperature, the ΔV
calculated temperature rise is added to the ambient or
Where:
offset temperature. For this example, the worst-case
junction temperature is estimated below: C = CDELAY Capacitor
I = CDELAY charging current,
TJ = TJRISE + TA(MAX) 140 nA typical.
TJ = 38.8°C + 60.0°C ΔT = time delay
TJ = 98.8°C ΔV = CDELAY threshold voltage, 0.42V
As you can see from the result, this application will be typical
ΔT ( 140nA • Δ T )
operating near around a junction temperature of
C = I • ------- = ---------------------------------- = 333.3 ×10 • Δ T
ΔV
100°C. The PCB layout for this application is very – 09
important as it has a significant impact on the junction- 0.42V
to-ambient thermal resistance (RθJA) of the 2x3 DFN For a delay of 300ms,
package, which is very important in this application.
C = 333.3E-09 *.300
5.3.3 MAXIMUM PACKAGE POWER C = 100E-09 µF (0.1 µF)
DISSIPATION AT 60°C AMBIENT
TEMPERATURE
2x3 DFN (76°C/W RθJA):
PD(MAX) = (125°C – 60°C) / 76°C/W
PD(MAX) = 0.855W
SOIC8 (163°C/Watt RθJA):
PD(MAX) = (125°C – 60°C)/ 163°C/W
PD(MAX) = 0.399W
From this table, you can see the difference in maximum
allowable power dissipation between the 2x3 DFN
package and the 8-pin SOIC package. This difference
is due to the exposed metal tab on the bottom of the
DFN package. The exposed tab of the DFN package
provides a very good thermal path from the die of the
LDO to the PCB. The PCB then acts like a heatsink,
providing more area to distribute the heat generated by
the LDO.

MCP1725
6.0 PACKAGING INFORMATION
6.1 Package Marking Information
8-Lead DFN (2x3) Example:

Standard
XXX Extended Temp ABL

YWW Voltage Voltage 750
Code Code
NN Options * Options * 25
ABL 0.8 ABR 3.0
ABM 1.2 ABS 3.3
ABP 1.8 ABT 5.0
ABQ 2.5 ABU ADJ
* Custom output voltages available upon request.
Contact your local Microchip sales office for more
information.
8-Lead SOIC (150 mil) Example:
XXXXXXXX 250802E
XXXXYYWW SN^^0750
e3
NNN 256
Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ‘01’)
NNN Alphanumeric traceability code
e3 Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator ( e3 )
can be found on the outer packaging for this package.
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.

MCP1725
/HDG3ODVWLF'XDO)ODW1R/HDG3DFNDJH 0& ±[[PP%RG\>')1@

1RWH )RUWKHPRVWFXUUHQWSDFNDJHGUDZLQJVSOHDVHVHHWKH0LFURFKLS3DFNDJLQJ6SHFLILFDWLRQORFDWHGDW
KWWSZZZPLFURFKLSFRPSDFNDJLQJ
D e
b
N N
L
E E2
EXPOSED PAD
NOTE 1
NOTE 1
1 2 2 1
D2
TOP VIEW BOTTOM VIEW
A3 A1 NOTE 2
8QLWV 0,//,0(7(56
'LPHQVLRQ/LPLWV 0,1 120 0$;
1XPEHURI3LQV 1
3LWFK H %6&
2YHUDOO+HLJKW $
6WDQGRII $
&RQWDFW7KLFNQHVV $ 5()
2YHUDOO/HQJWK ' %6&
2YHUDOO:LGWK ( %6&
([SRVHG3DG/HQJWK ' ±
([SRVHG3DG:LGWK ( ±
&RQWDFW:LGWK E
&RQWDFW/HQJWK /
&RQWDFWWR([SRVHG3DG . ± ±
1RWHV
3LQYLVXDOLQGH[IHDWXUHPD\YDU\EXWPXVWEHORFDWHGZLWKLQWKHKDWFKHGDUHD
3DFNDJHPD\KDYHRQHRUPRUHH[SRVHGWLHEDUVDWHQGV
3DFNDJHLVVDZVLQJXODWHG
'LPHQVLRQLQJDQGWROHUDQFLQJSHU$60(<0
%6& %DVLF'LPHQVLRQ7KHRUHWLFDOO\H[DFWYDOXHVKRZQZLWKRXWWROHUDQFHV
5() 5HIHUHQFH'LPHQVLRQXVXDOO\ZLWKRXWWROHUDQFHIRULQIRUPDWLRQSXUSRVHVRQO\
0LFURFKLS 7HFKQRORJ\ 'UDZLQJ &%

MCP1725
/HDG3ODVWLF6PDOO2XWOLQH 61 ±1DUURZPP%RG\>62,&@
1RWH )RUWKHPRVWFXUUHQWSDFNDJHGUDZLQJVSOHDVHVHHWKH0LFURFKLS3DFNDJLQJ6SHFLILFDWLRQORFDWHGDW
KWWSZZZPLFURFKLSFRPSDFNDJLQJ
e
N
E1
NOTE 1
1 2 3
h α
b
h
c
A A2 φ
A1 L
L1 β
8QLWV 0,//,0(7(56
'LPHQVLRQ/LPLWV 0,1 120 0$;
1XPEHURI3LQV 1
3LWFK H %6&
2YHUDOO+HLJKW $ ± ±
0ROGHG3DFNDJH7KLFNQHVV $ ± ±
6WDQGRII $ ±
2YHUDOO:LGWK ( %6&
0ROGHG3DFNDJH:LGWK ( %6&
2YHUDOO/HQJWK ' %6&
&KDPIHU RSWLRQDO K ±
)RRW/HQJWK / ±
)RRWSULQW / 5()
)RRW$QJOH ±
/HDG7KLFNQHVV F ±
/HDG:LGWK E ±
0ROG'UDIW$QJOH7RS ±
0ROG'UDIW$QJOH%RWWRP ±
1RWHV
3LQYLVXDOLQGH[IHDWXUHPD\YDU\EXWPXVWEHORFDWHGZLWKLQWKHKDWFKHGDUHD
6LJQLILFDQW&KDUDFWHULVWLF
'LPHQVLRQV'DQG(GRQRWLQFOXGHPROGIODVKRUSURWUXVLRQV0ROGIODVKRUSURWUXVLRQVVKDOOQRWH[FHHGPPSHUVLGH
'LPHQVLRQLQJDQGWROHUDQFLQJSHU$60(<0
%6& %DVLF'LPHQVLRQ7KHRUHWLFDOO\H[DFWYDOXHVKRZQZLWKRXWWROHUDQFHV
5() 5HIHUHQFH'LPHQVLRQXVXDOO\ZLWKRXWWROHUDQFHIRULQIRUPDWLRQSXUSRVHVRQO\
0LFURFKLS 7HFKQRORJ\ 'UDZLQJ &%

MCP1725
NOTES:

MCP1725
APPENDIX A: REVISION HISTORY
Revision B (December 2007)

• Updated Temperature Specifications in
Section 1.0 “Electrical Characteristics”.
• UpdatedSection 6.0 “Packaging Information”.
• Updated Templates.
Revision A (December 2006)

• Original Release of this Document.

MCP1725
NOTES:

MCP1725
PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.
PART NO. XX X X X/ XX Examples:

a) MCP1725-0802E/MC: 0.8V Low Dropout
Device Output Feature Tolerance Temp. Package Regulator,
Voltage Code 8LD DFN pkg.
b) MCP1725T-1202E/MC: Tape and Reel,
1.2V Low Dropout
Device: MCP1725: 500 mA Low Dropout Regulator
MCP1725T: 500 mA Low Dropout Regulator Regulator,
Tape and Reel 8LD DFN pkg.
c) MCP1725-1802E/MC: 1.8V Low Dropout
Voltage Regulator,
Output Voltage *: 08 = 0.8V “Standard”
12 = 1.2V “Standard” 8LD DFN pkg.
18 = 1.8V “Standard” d) MCP1725T-2502E/MC: Tape and Reel,
25 = 2.5V “Standard” 2.5V Low Dropout
30 = 3.0V “Standard”
Voltage Regulator,
33 = 3.3V “Standard”
50 = 5.0V “Standard” 8LD DFN pkg.
*Contact factory for other output voltage options e) MCP1725-3002E/MC: 3.0V Low Dropout
Voltage Regulator,
Extra Feature Code: 0 = Fixed
8LD DFN pkg.
f) MCP1725-3302E/MC: 3.3V Low Dropout
Tolerance: 2 = 2.0% (Standard) Voltage Regulator,
8LD DFN pkg.
Temperature: E = -40°C to +125°C g) MCP1725T-5002E/MC: Tape and Reel,
5.0V Low Dropout
Voltage Regulator,
Package Type: MC = Plastic Dual Flat No Lead (DFN) (2x3 Body), 8-lead 8LD DFN pkg.
SN = Plastic Small Outline (150 mil Body), 8-lead
h) MCP1725-ADJE/MC: ADJ Low Dropout
Voltage Regulator,
8LD DFN pkg.
i) MCP1725T-0802E/SN: Tape and Reel,
0.8V Low Dropout
Voltage Regulator,
8LD SOIC pkg.
j) MCP1725-1202E/SN: 1.2V Low Dropout
Voltage Regulator,
8LD SOIC pkg.
k) MCP1725T-1802E/SN: Tape and Reel,
1.8V Low Dropout
Voltage Regulator,
8LD SOIC pkg.
l) MCP1725-2502E/SN: 2.5V Low Dropout
Voltage Regulator,
8LD SOIC pkg.
m) MCP1725-3002E/SN: 3.0V Low Dropout
Voltage Regulator,
8LD SOIC pkg.
n) MCP1725-3302E/SN: 3.3V Low Dropout
Voltage Regulator,
8LD SOIC pkg.
o) MCP1725T-5002E/SN: Tape and Reel,
5.0V Low Dropout
Voltage Regulator,
8LD SOIC pkg.
p) MCP1725T-ADJE/SN: Tape and Reel,
ADJ Low Dropout
Voltage Regulator,
8LD SOIC pkg.

MCP1725
NOTES:

Note the following details of the code protection feature on Microchip devices:
• Microchip products meet the specification contained in their particular Microchip Data Sheet.
• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
• Microchip is willing to work with the customerwho is concerned about the integrity of their code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding device Trademarks

applications and the like is provided only for your convenience The Microchip name and logo, the Microchip logo, Accuron,
and may be superseded by updates. It is your responsibility to
dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC,
ensure that your application meets with your specifications.
PICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are
MICROCHIP MAKES NO REPRESENTATIONS OR registered trademarks of Microchip Technology Incorporated
WARRANTIES OF ANY KIND WHETHER EXPRESS OR
in the U.S.A. and other countries.
IMPLIED, WRITTEN OR ORAL, STATUTORY OR
OTHERWISE, RELATED TO THE INFORMATION, AmpLab, FilterLab, Linear Active Thermistor, Migratable
INCLUDING BUT NOT LIMITED TO ITS CONDITION, Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The
QUALITY, PERFORMANCE, MERCHANTABILITY OR Embedded Control Solutions Company are registered
FITNESS FOR PURPOSE. Microchip disclaims all liability trademarks of Microchip Technology Incorporated in the
arising from this information and its use. Use of Microchip U.S.A.
devices in life support and/or safety applications is entirely at Analog-for-the-Digital Age, Application Maestro, CodeGuard,
the buyer’s risk, and the buyer agrees to defend, indemnify and dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN,
hold harmless Microchip from any and all damages, claims, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB,
suits, or expenses resulting from such use. No licenses are In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi,
conveyed, implicitly or otherwise, under any Microchip MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit,
intellectual property rights. PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal,
PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select
Mode, Smart Serial, SmartTel, Total Endurance, UNI/O,
WiperLock and ZENA are trademarks of Microchip
Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated
in the U.S.A.
All other trademarks mentioned herein are property of their
respective companies.
© 2007, Microchip Technology Incorporated, Printed in the
U.S.A., All Rights Reserved.
Printed on recycled paper.
Microchip received ISO/TS-16949:2002 certification for its worldwide

headquarters, design and wafer fabrication facilities in Chandler and
Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Company’s quality system processes and procedures
are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.

WORLDWIDE SALES AND SERVICE
AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE
Corporate Office Asia Pacific Office India - Bangalore Austria - Wels
2355 West Chandler Blvd. Suites 3707-14, 37th Floor Tel: 91-80-4182-8400 Tel: 43-7242-2244-39
Chandler, AZ 85224-6199 Tower 6, The Gateway Fax: 91-80-4182-8422 Fax: 43-7242-2244-393
Tel: 480-792-7200 Harbour City, Kowloon India - New Delhi Denmark - Copenhagen
Fax: 480-792-7277 Hong Kong Tel: 45-4450-2828
Tel: 91-11-4160-8631
Technical Support: Tel: 852-2401-1200 Fax: 45-4485-2829
Fax: 91-11-4160-8632
http://support.microchip.com
Fax: 852-2401-3431 France - Paris
Web Address: India - Pune
Australia - Sydney Tel: 91-20-2566-1512 Tel: 33-1-69-53-63-20
www.microchip.com
Tel: 61-2-9868-6733 Fax: 91-20-2566-1513 Fax: 33-1-69-30-90-79
Atlanta Fax: 61-2-9868-6755
Duluth, GA Japan - Yokohama Germany - Munich
China - Beijing Tel: 81-45-471- 6166 Tel: 49-89-627-144-0
Tel: 678-957-9614
Tel: 86-10-8528-2100 Fax: 49-89-627-144-44
Fax: 678-957-1455 Fax: 81-45-471-6122
Fax: 86-10-8528-2104 Italy - Milan
Boston Korea - Daegu
China - Chengdu Tel: 39-0331-742611
Westborough, MA Tel: 82-53-744-4301
Tel: 86-28-8665-5511 Fax: 82-53-744-4302 Fax: 39-0331-466781
Tel: 774-760-0087
Fax: 86-28-8665-7889 Netherlands - Drunen
Fax: 774-760-0088 Korea - Seoul
China - Fuzhou Tel: 82-2-554-7200 Tel: 31-416-690399
Chicago
Itasca, IL Tel: 86-591-8750-3506 Fax: 82-2-558-5932 or Fax: 31-416-690340
Tel: 630-285-0071 Fax: 86-591-8750-3521 82-2-558-5934 Spain - Madrid
Fax: 630-285-0075 China - Hong Kong SAR Tel: 34-91-708-08-90
Malaysia - Kuala Lumpur
Tel: 852-2401-1200 Fax: 34-91-708-08-91
Dallas Tel: 60-3-6201-9857
Addison, TX Fax: 852-2401-3431 Fax: 60-3-6201-9859 UK - Wokingham
Tel: 972-818-7423 China - Nanjing Tel: 44-118-921-5869
Malaysia - Penang
Fax: 972-818-2924 Tel: 86-25-8473-2460 Fax: 44-118-921-5820
Tel: 60-4-227-8870
Detroit Fax: 86-25-8473-2470 Fax: 60-4-227-4068
Farmington Hills, MI China - Qingdao Philippines - Manila
Tel: 248-538-2250 Tel: 86-532-8502-7355 Tel: 63-2-634-9065
Fax: 248-538-2260 Fax: 86-532-8502-7205 Fax: 63-2-634-9069
Kokomo China - Shanghai Singapore
Kokomo, IN Tel: 86-21-5407-5533 Tel: 65-6334-8870
Tel: 765-864-8360 Fax: 86-21-5407-5066 Fax: 65-6334-8850
Fax: 765-864-8387
China - Shenyang Taiwan - Hsin Chu
Los Angeles Tel: 86-24-2334-2829 Tel: 886-3-572-9526
Mission Viejo, CA Fax: 86-24-2334-2393 Fax: 886-3-572-6459
Tel: 949-462-9523
China - Shenzhen Taiwan - Kaohsiung
Fax: 949-462-9608
Tel: 86-755-8203-2660 Tel: 886-7-536-4818
Santa Clara Fax: 86-755-8203-1760 Fax: 886-7-536-4803
Santa Clara, CA
China - Shunde Taiwan - Taipei
Tel: 408-961-6444
Tel: 86-757-2839-5507 Tel: 886-2-2500-6610
Fax: 408-961-6445
Fax: 86-757-2839-5571 Fax: 886-2-2508-0102
Toronto
China - Wuhan Thailand - Bangkok
Mississauga, Ontario,
Tel: 86-27-5980-5300 Tel: 66-2-694-1351
Canada
Tel: 905-673-0699 Fax: 86-27-5980-5118 Fax: 66-2-694-1350
Fax: 905-673-6509 China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256
10/05/07

This datasheet has been downloaded from:
www.DatasheetCatalog.com
Datasheets for electronic components.

255.. (mcp1725)

Uploaded by

Copyright:

Available Formats

255.. (mcp1725)

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

255.. (mcp1725)

Uploaded by

Copyright:

Available Formats

MCP1725

500 mA, Low Voltage, Low Quiescent Current LDO Regulator

Note: DFN tab is at ground potential.

© 2007 Microchip Technology Inc. DS22026B-page 1

Downloaded from: http://www.datasheetcatalog.com/

MCP1725 Fixed Output Voltage

VIN = 2.3V to 2.8V VOUT = 1.8V @ 500 mA

MCP1725 Adjustable Output Voltage

VIN = 2.3V to 2.8V VOUT = 1.2V @ 500 mA

DS22026B-page 2 © 2007 Microchip Technology Inc.

Downloaded from: http://www.datasheetcatalog.com/

© 2007 Microchip Technology Inc. DS22026B-page 3

Downloaded from: http://www.datasheetcatalog.com/

DS22026B-page 4 © 2007 Microchip Technology Inc.

Downloaded from: http://www.datasheetcatalog.com/

ESD protection on all pins (HBM/MM) .. ≥ 2 kV; ≥ 200V

Parameters Sym Min Typ Max Units Conditions

Input Operating Voltage VIN 2.3 6.0 V Note 1

Load Regulation ΔVOUT/VOUT -1.0 ±0.5 1.0 % IOUT = 1 mA to 500 mA,

© 2007 Microchip Technology Inc. DS22026B-page 5

Downloaded from: http://www.datasheetcatalog.com/

Parameters Sym Min Typ Max Units Conditions

DS22026B-page 6 © 2007 Microchip Technology Inc.

Downloaded from: http://www.datasheetcatalog.com/

Parameters Sym Min Typ Max Units Conditions

© 2007 Microchip Technology Inc. DS22026B-page 7

Downloaded from: http://www.datasheetcatalog.com/

Line Regulation (%/V)

VIN = 6.0V 0.411

DS22026B-page 8 © 2007 Microchip Technology Inc.

Downloaded from: http://www.datasheetcatalog.com/

Quiescent Current (µA)

Quiescent Current (µA)

33 VIN = 2.3V 190

Temperature (°C) Load Current (mA)

© 2007 Microchip Technology Inc. DS22026B-page 9

Downloaded from: http://www.datasheetcatalog.com/

Line Regulation (%/V)

Load Regulation (%)

Load Regulation (%)

0.08 VOUT = 2.5V

Temperature (°C) Temperature (°C)

Temperature (VOUT ≥ 2.5V Fixed).

DS22026B-page 10 © 2007 Microchip Technology Inc.

Downloaded from: http://www.datasheetcatalog.com/

0.20 VOUT = 2.5V COUT = 1 μF

© 2007 Microchip Technology Inc. DS22026B-page 11

Downloaded from: http://www.datasheetcatalog.com/

DS22026B-page 12 © 2007 Microchip Technology Inc.

Downloaded from: http://www.datasheetcatalog.com/

© 2007 Microchip Technology Inc. DS22026B-page 13

Downloaded from: http://www.datasheetcatalog.com/

Connect the GND pin of the LDO to a quiet circuit

DS22026B-page 14 © 2007 Microchip Technology Inc.

Downloaded from: http://www.datasheetcatalog.com/

© 2007 Microchip Technology Inc. DS22026B-page 15

Downloaded from: http://www.datasheetcatalog.com/

4.1 LDO Output Voltage 4.2 Output Current and Current

V OUT = V ADJ ⎛ ------------------⎞

4.3 Output Capacitor

/HDG3ODVWLF'XDO)ODW1R/HDG3DFNDJH 0& ±[[PP%RG\>')1@

0LFURFKLS 7HFKQRORJ\ 'UDZLQJ &%