0% found this document useful (0 votes)
22 views12 pages

Unit 3

notes

Uploaded by

24ecet02
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
22 views12 pages

Unit 3

notes

Uploaded by

24ecet02
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 12

UNIT-III

SYNCHRONOUS SEQUENTIAL CIRCUIT

1. What is the classification of sequential circuits?


The sequential circuits are classified on the basis of timing of their signals into two types.
They are,
1) Synchronous sequential circuit.
2) Asynchronous sequential circuit.
2. Define Flip flop.
The basic unit for storage is flip flop. A flip-flop maintains its output state either at 1 or 0
until directed by an input signal to change its state.
3. What are the different types of flip-flop?
There are various types of flip flops. Some of them are mentioned below they are,
 SR flip-flop
 D flip-flop
 JK flip-flop
 T flip-flop
4.What is the operation of D flip-flop?
In D flip-flop during the occurrence of clock pulse if D=1, the output Q is set and if
D=0, the output is reset.
5. What is the operation of JK flip-flop?
 When K input is low and J input is high the Q output of flip-flop is set.
 When K input is high and J input is low the Q output of flip-flop is reset.
 When both the inputs K and J are low the output does not change
 When both the inputs K and J are high it is possible to set or reset the flip-flop (ie) the
output toggle on the next positive clock edge.
6. What is the operation of T flip-flop?
T flip-flop is also known as Toggle flip-flop.
 When T=0 there is no change in the output.
 When T=1 the output switch to the complement state (ie) the output Toggles.
7. Define race around condition.
In JK flip-flop output is fed back to the input. Therefore change in the output results
change in the input. Due to this in the positive half of the clock pulse if both J and K are high
then output toggles continuously. This condition is called ‘race around condition’.
8. What is edge-triggered flip-flop?
The problem of race around condition can solved by edge triggering flip flop. The term
edge triggering means that the flip-flop changes state either at the positive edge or negative edge
of the clock pulse and it is sensitive to its inputs only at this transition of the clock.
9. What is a master-slave flip-flop?
A master-slave flip-flop consists of two flip-flops where one circuit serves as a master
and the other as a slave.
10. Define rise time.
The time required to change the voltage level from 10% to 90% is known as rise time(tr).
11. Define fall time.
The time required to change the voltage level from 90% to 10% is known as fall time(tf).
12. Define skew and clock skew.
The phase shift between the rectangular clock waveforms is referred to as skew and the
time delay between the two clock pulses is called clock skew.
13. Define setup time.
The setup time is the minimum time required to maintain a constant voltage levels at the
excitation inputs of the flip-flop device prior to the triggering edge of the clock pulse in order for
the levels to be reliably clocked into the flip flop. It is denoted as setup.
14. Define hold time.
The hold time is the minimum time for which the voltage levels at the excitation inputs
must remain constant after the triggering edge of the clock pulse in order for the levels to be
reliably clocked into the flip flop. It is denoted as thold .
15. Explain the flip-flop excitation tables for RS FF.
RS flip-flop
In RS flip-flop there are four possible transitions from the present state to the next state. They
are,
 0_0 transition: This can happen either when R=S=0 or when R=1 and S=0.
 _ 0_1 transition: This can happen only when S=1 and R=0.
 1_0 transition: This can happen only when S=0 and R=1.
 _ 1_1 transition: This can happen either when S=1 and R=0 or S=0 and R=0.
16. Define sequential circuit?
In sequential circuits the output variables dependent not only on the present input
variables but they also depend up on the past history of these input variables.
17. Write the excitation table for RS FF.
The excitation table for RS FF:
Qn Qn+1 R S
0 0 X 0
0 1 0 1
1 0 1 0
1 1 0 X

18. Write the excitation table for D flip-flop


The excitation table for D flip-flop:.
Qn Qn+1 D
0 0 0
0 1 1
1 0 0
1 1 1

19. What is called latch?


Latch is a simple memory element, which consists of a pair of logic gates with their
inputs and outputs inter connected in a feedback arrangement, which permits a single bit to be
stored.
20. What is an excitation table?
During the design process we usually know the transition from present state to next state
and wish to find the flip-flop input conditions that will cause the required transition. A table
which lists the required inputs for a given chance of state is called an excitation table.
21. What is the difference between truth table and excitation table.
i) An excitation table is a table that lists the required inputs for a given change of state.
ii) A truth table is a table indicating the output of a logic circuit for various input states.
22. What do you mean by present state?
The information stored in the memory elements at any given time defines the present
state of the sequential circuit.
23. What do you mean by next state?
The present state and the external inputs determine the outputs and the next state of the
sequential circuit.
24. What is meant by level triggering?
In level triggering the output of the flip-flop changes state or responds only when the
clock pulse is present.
25. Write the characteristic equation and draw the state diagram of JK Flip-flop.
Characteristic equation: Qn+1= JQ’n=KQn
State Diagram:

26. Differentiate Moore circuit and Mealy circuit?


Moore circuit Mealy circuit
a. It is output is a function of present a. It is output is a function of present
state only. state as well as the present input.
b. Input changes do not affect the b. Input changes may affect the output
output. of the circuit.
c. Moore circuit requires more number c. It requires less numbers of states for
of states for implementing same implementing same function.
function.
27. Define state of sequential circuit?
The binary information stored in the memory elements at any given time defines the
“state” of sequential circuits.
28. Define state diagram.
A graphical representation of a state table is called a state diagram.
29. What is the use of state diagram?
i) Behavior of a state machine can be analyzed rapidly.
ii) It can be used to design a machine from a set of specification.
30. What is state table?
A table, which consists time sequence of inputs, outputs and flip-flop states, is called
state table. Generally it consists of three section present state, next state and output.
31. What is SM chart?
Just as flow charts are useful in software design, flow charts are useful in the hardware
design of digital systems. These flow charts are called as State Machine Flow Charts or SM
charts. SM charts are also called as ASMC (Algorithmic State machine chart). ASM chart
describes the sequential operation in a digital system.
32. What are the three principle components of SM charts?
The 3 principle components of SM charts are state box, decision box & Conditional
output box.
33. What is decision box?
A diamond shaped symbol with true or false branches represents a decision box. The
condition placed in the box is a Boolean expression that is evaluated to determine which branch
to take in SM chart.
34. What is link path? How many entrance paths & exit paths are there in SM block?
A path through an SM block from entrance to exit is referred to as link path. An SM
block has one entrance and exit path.
35. What is a state equation?
A state equation also called, as an application equation is an algebraic expression that
specifies the condition for a flip-flop state transition. The left side of the equation denotes the
next state of the flip-flop and the right side; a Boolean function specifies the present state.
36. Give state – reduction procedure.
The state – reduction procedure for completely specified state tables is based on the
algorithm that two state s in a state table can be combined in to one if they can be shown to be
equivalent.
37. What is Timing diagram?
Timing diagrams are frequently used in the analysis of sequential network. These diagrams show
various signals in the network as a function of time.
38. Define bit time and word time.
 The time interval between clock pulses is called bit time.
 The time required to shift the entire contents of a shift register is called word time.
39. Define equivalent state.
If a state machine is started from either of two states and identical output sequences are
generated from every possible set of sequences, then the two states are said to be equivalent.
40. Define state reduction algorithm.
State reduction algorithm is stated as “Two states are said to be equivalent if, for each
member of the set of inputs they give the same output and send the circuit either to the same state
or to an equivalent state. When two states are equivalent, one of them can be removed without
altering the input-output relation.
41. What are state variables?
The output values of physical devices are referred to as state variables.
42. What do you mean by initial state and final state?
The initial state refers to the state of the machine prior to the application of the input
sequence and the final state refers to the state of the machine after the application of the input
sequence.
43. What is state assignment?
The process of assigning the states of physical devices to the states of a sequential
machine is known as state assignment.
44. How is the state of the memory element specified?
The memory element has two states. Its state is specified by the value of its output which
may assume either a 0 or a 1. It is represented by a state variable.
45. What are the significance of state assignment?
In synchronous circuits-state assignments are made with the objective of circuit
Reduction Asynchronous circuits-its objective is to avoid critical races.
46. When does race condition occur?
Two or more binary state variables change their value in response to the change in i/p
Variable.
48. .Draw the block diagram of Moore model.

Moore Circuit model

Outputs
Memory
Next
Elements
state
Decoder

49. What is meant by programmable counter? What are its applications?


A programmable counter is a device in which an input frequency is loaded by a number
or count value, which can be programmed and is called programmable counter.
Applications of programmable counter are:
i. Frequency division
ii. Digital clock
iii. Stop watch
iv.Programmable logic controllers
50. Draw the state diagram of MOD-10 counter.

State diagram for mod-10


51. What is synchronous counter?
When counter is clocked such that each flip-flop in the counter is triggered at the same
time, the counter is called synchronous counter.
52. What is a self starting counter?
In a counter, if the next state of some unused state is again an unused state and if by
chance, the counter happens to find itself in the unused states and never arrived at a used state,
then the counter is said to be in the lockout conditions. The counter which never goes in lockout
condition is called self starting counter.
53. What is counter?
A counter is used to count pulse and give the output in binary form.
54. What is Asynchronous counter?
In a Asynchronous counter, the clock pulse is applied to the first flip-flops. The change of
state in the output of this flip-flop serves as a clock pulse to the next flip-flop and so on. Here all
the flip-flops do not change state at the same instant and hence speed is less.
55. What is the difference between synchronous and asynchronous counter?
Asynchronous counters:
 In this type of counter flip-flops are connected in such a way that output of 1st.
 Flip-flop drives the clock for the next Flip-flop.
 All the flip-flops are not clocked simultaneously.
Synchronous counters:
 In this type there is no connection between output of first flip-flop and clock input of the
next flip – flop.
 All the flip-flops are clocked simultaneously.
56. Name the different types of counter.
a) Synchronous counter
b) Asynchronous counter
i) Up counter
ii) Down counter
iii) Modulo – N counter
iv) Up/Down counter
57. What is up counter?
A counter that increments the output by one binary number each time a clock pulse is
applied.
58. What is down counter?
A counter that decrements the output by one binary number each time a clock pulse is
applied.
59. What is up/down counter?
A counter, which is capable of operating as an up counter or down counter, depending on
a control lead.
60.What is a ripple counter?
A ripple counter is nothing but an asynchronous counter, in which the output of the flip-
flop change state like a ripple in water.
61. What are the uses of a counter?
i) The digital clock
ii) Auto parking control
iii) Parallel to serial data conversion.
62. What is meant by modulus of a counter?
By the term modulus of a counter we say it is the number of states through which a
counter can progress.
63. What is meant by natural count of a counter?
By the term natural count of a counter we say that the maximum number of states through
which a counter can progress.
64. What is a ring counter?
A counter formed by circulating a „bit‟ in a shift register whose serial output has been
connected to its serial input.
65.What is BCD counter?
A BCD counter counts in binary coded decimal from 0000 to 1001 and back to 0000.
Because of the return to 0000 after a count of 1001, a BCD counter does not have a regular
pattern as in a straight binary counter.
66. What are the uses of a ring counter?
i) Control section of a digital system.
ii) Controlling events, which occur in strict time sequence.
67. What is Johnson counter?
It is a ring counter in which the inverted output is fed into the input. It is also know as a
twisted ring counter.
68. What is a presettable counter?
Normally the count starts from zero in a counter. A presettable counter is used to start the
count from any number other than zero.
69. Mention the applications of counter?
They are used for counting the number of occurrences of an event and are useful for
generating timing sequences to control operations in a digital systems. They are used as
frequency dividers in digital time pieces, such as, electronic digital clocks, Automobile digital
clock and wrist watches, frequency counters, and oscilloscope and television receivers.
70. Define registers.
A register is a group of flip-flops flip-flop can store one bit information. So an n-bit
register has a group of n flip-flops and is capable of storing any binary information/number
containing n-bits.
71. Define shift register.
The binary information in a register can be move from stage to stage with in the register
or out of the register depends upon application of clock pulse.
72. What is serial shifting?
In a shift register, if the data is moved 1 bit at a time in a serial fashion, then the
technique is called serial shifting.
73. What is parallel shifting?
In a shift register all the data are moved simultaneously and then the technique is called
parallel shifting.
74. Write the uses of a shift register.
i) Temporary data storage ii) Bit manipulations.
75. What is the difference between serial transfer and parallel transfer? What is the type of
register used in each case?
When data is transferred one bit at a time, the process of transfer is known as serial
transfer. When multiple bits are transferred at a time, the process is known as parallel. For
parallel transfer, we can use parallel in and parallel out register. For serial transfer we can use
left shift or right shift register.
76. Name the shift register types.
There are five types. They are:
 Serial in serial out shift register
 Serial in parallel out shift register
 Parallel in serial out shift register
 Parallel in parallel out shift register
 Bi─ directional shift register
77. Mention the applications of shift registers?
To introduce time delay, Serial to Parallel converter, Parallel to serial converter,
Sequence generator, Ring counter.
78. Complete the timing diagram for this circuit, assuming all Q outputs begin in the low
state:
79. Draw the schematic diagram for a five-bit serial-in/serial-out shift register circuit,
and be prepared to give a brief explanation of how it functions.

You might also like