Scribd
Upload
5 views

EE2002 - Tutorial 2

Uploaded by

227changpy
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
5 views

EE2002 - Tutorial 2

Uploaded by

227changpy
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

Nanyang Technological University

School of Electrical and Electronic Engineering


EE2002 Analog Electronics

TUTORIAL 2
(With answers at the end)

1. A difference amplifier with a gain of 2 is made from an op-amp with the following
parameters: VIO=2mV maximum; IBIAS=100nA; IIO=0. If both inputs are set to zero,
what is the maximum expected offset value of vOUT?

2. An op-amp is connected in the non-inverting amplifier configuration. A voltage source


of value vS is connected via a series resistance RS to the v+ terminal.

a) Find an expression for vOUT as a function of vs if the op-amp is ideal.

b) If the op-amp is non-ideal and has input bias currents I+ and I- and input offset
voltage VIO, find an expression for vOUT when vS=0.

c) Combine the answers to parts (a) and (b) to find the total output when vS is
nonzero.

d) The feedback resistors in the amplifier are set to 25kΩ and 100 kΩ, so that the
amplifier has a gain of 5. If IBIAS=(I++I-)/2=100 nA, IIO=-40nA, and VIO=2mV,
what value of RS will minimize the total dc offset component at vOUT?

3. An op-amp is connected in the inverting amplifier configuration. The gain of the


amplifier is set to –50 by using 100kΩ and 2 kΩ resistors in the feedback circuit.
A 2 kΩ resistor is used to connect the v+ terminal to ground. The op-amp is non-ideal
and has parameters IBIAS = 10uA, IIO = 0 , VIO = +10 mV and slew rate = 1 V/us.
Find the dc offset component at the output voltage caused by the non-ideal parameters.

4. A high-gain op-amp circuit is formed by cascading two inverting amplifiers in series.


Both op-amps are connected to ±15V power supplies. The first stage has a gain of
-20. The cascade is to be designed so that the peak output voltage of the second stage
comes no closer than 1V to either power supply voltage. The cascade is built from
non-ideal op-amps with VIO=2mVand IBIAS≈0, IIO=0.

a) If both stages remain in the linear region, find an expression for the output
voltage that includes the effect of VIO. Express the gain of each stage in terms of
the ratio of its resistor values. (Stage 1 gain = -R2/Rl; stage 2 gain = -R4/R3.)

b) If vIN is a sinusoid of 25mV peak magnitude, what is the maximum gain of the
second stage if vOUT is to remain within the specified swing limits?

5. An op-amp is connected in the inverting amplifier configuration. The gain of the


amplifier is set to –50 and the op-amp has a slew rate = 1 V/us.

a) If the input voltage is a 10-mV peak sinusoid, what is the maximum frequency
that can be applied before the slew rate limitation is reached?

1
b) Repeat part(a) for an input voltage that consists of a 10-mV peak triangular
waveform.

c) Sketch the output voltage versus time if the input is a 10mV peak square wave.

6. An op-amp is connected in the non-inverting amplifier configuration. A gain of 11 is


achieved by using 500 kΩ and 50 kΩ resistors in the feedback circuit. The signal
source connected to the v+ input terminal has a 50 Ω series Thevenin resistance.

a) If the op-amp has an input bias current of luA, calculate the dc value of vOUT
when vIN=0. Assume IIO=0.

b) Choose an additional resistor to be put in series with the input source so that dc
offset found in part (a) is forced to zero.

7. An op-amp circuit with a dc gain of 400 is formed by cascading in series two


inverting amplifiers with gains of -20. Both op-amps are connected to ±l5V power
supplies and have slew rates of 1V/us.

a) If the input is a sinusoidal voltage, what peak magnitude drives the output to its
full swing range if Vsat-pos=14.3 Vsat-neg=-14V?

b) For the input voltage found in part (a), what is the maximum frequency in hertz
that the input voltage can have before slew rate limitation becomes important ?

2
Answers to Tutorial 2
1. VOUT = 6 mV

⎛ R 2 + R1 ⎞
2. (a) v OUT = ⎜⎜ ⎟⎟ v s
⎝ R1 ⎠
⎛ R2 ⎞ ⎛ R ⎞
(b) v OUT = VIO ⎜⎜ 1 + ⎟⎟ + I − R 2 − I + R S ⎜⎜ 1 + 2 ⎟⎟
⎝ R1 ⎠ ⎝ R1 ⎠
⎛ R ⎞
(c) v OUT = ⎜⎜ 1 + 2 ⎟⎟(v s + VIO − I + R S ) + I − R 2
⎝ R1 ⎠
(d) Rs = 55 kohm

3. vOUT = 490 mV

4. (a)
R2 ⎛ R ⎞
v OUT1 = − v s + VIO ⎜⎜ 1 + 2 ⎟⎟
R1 ⎝ R1 ⎠
R4 ⎡R2 R ⎤
v OUT 2 = ⎢ v s − 2 VIO ⎥ + VIO
R3 ⎣ R1 R1 ⎦
(b) Second-stage-gain= |26| V/V

5. (a) fmax = 318 kHz


(b) f ≤ 500 kHz

6. (a) VOUT = 499.45 mV


(b) Rs = 45.4 kohm

7. (a) vIN = ±35 mVp


(b) fmax = 11.4 kHz

You might also like