DTE BCD Final (B)
DTE BCD Final (B)
1
Demultiplexer (Demux)
The action or operation of a demultiplexer is opposite to that of the
multiplexer. As inverse to the MUX, demux is a one-to-many circuit.
With the use of a demultiplexer, the binary data can be bypassed to
one of itsmany output data lines.
2
What is Demultiplexer?
The process of getting information from one input and transmitting
the same over one of many outputs is called demultiplexing. A
demultiplexer is a combinational logic circuit that receives the
information on a single input and transmits the same information over
one of 2n possible output lines.
3
1-to-2 Demultiplexer
A 1-to-2 demultiplexer consists of one input line, two output lines and
one select line. The signal on the select line helps to switch the input
to one of the two outputs. The figure below shows the block diagram
of a 1-to-2 demultiplexer with additional enable input.
In the figure, there are only two possible ways to connect the input to
output lines, thus only one select signal is enough to do the
demultiplexing operation. When the select input is low, then the input
will be passed to Y0and if the select input is high then the input will
be passed to Y1.
Then, the data from the input flows to the output line Y1. Similarly,
when S=1, AND gate A2 is enabled and AND gate A1 is disabled,
thus data is passed to the Y0 output.
4
1-to-4 Demultiplexer
A 1-to-4 demultiplexer has a single input (D), two selection lines (S1
and S0) and four outputs (Y0 to Y3). The input data goes to any one
of the four outputs at a given time for a particular combination of
select lines.
The truth table of this type of demultiplexer is given below. From the
truthtable it is clear that, when S1=0 and S0= 0, the data input is
connected to output Y0 and when S1= 0 and s0=1, then the data input
is connected to output Y1.
Similarly, other outputs are connected to the input for other two
combinations of select lines. From the table, the output logic can be
expressed as min terms and are given below.Where D is the input
data, Y0 to Y3 are output lines and S0 & S1 are select lines.
5
1-to-8 Demultiplexer
The below figure shows the block diagram of a 1-to-8 demultiplexer
that consists of single input D, three select inputs S2, S1 and S0 and
eight outputs from Y0 to Y7.
The truth table for this type of demultiplexer is shown below. The
input D is connected with one of the eight outputs from Y0 to Y7
based on the select lines S2, S1 and S0.
6
1-to-8 DEMUX using Two 1-to- 4 Demultiplexers
When the application requires a large demultiplexer with more
number of output pins, then we cannot implement by a single
integrated circuit. In case if more than 16 output pins are needed, then
two or more demultiplexer ICs are cascaded to fulfill the requirement.
For example, if the application needs 32 output lines from a DEMUX,
then we cascade two 1:16 demultiplexers or three 1:8 demultiplexers.
Therefore, by cascading the two or more demultiplexers, a large
demultiplexer can be implemented.
Similarly, when A is set to one, based on the select lines one of the
output lines from Y4 to Y7 will be selected.
7
Applications of Demultiplexer
Since the demultiplexers are used to select or enable the one signal
out of many, these are extensively used in microprocessor or
computer control systems such as
Selecting different IO devices for data transfer
Choosing different banks of memory
Depends on the address, enabling different rows of memory
chips
Enabling different functional units.
Other than these, demultiplexers can be found in a wide variety
of application such as
Synchronous data transmission systems
Boolean function implementation (as we discussed full
subtractor function above)
Data acquisition systems
Combinational circuit design
Automatic test equipment systems
Security monitoring systems (for selecting a particular
surveillance camera at a time), etc.
8
References:
3. www.google.com
4. www.watelectronics.com
5. https://www.javatpoint.com/de-multiplexer-digital-electronics