0% found this document useful (0 votes)
49 views

Structure of Computer Systems

CISC processors use complex instructions that can perform multiple operations like loading from memory, arithmetic, and storing to memory in a single instruction. The goal is to complete tasks using fewer instructions. RISC processors use only simple instructions that perform single operations per clock cycle, like load, arithmetic, and store as separate instructions. This allows for faster clock speeds but requires more instructions per task. Both approaches are converging, with CISC taking on some RISC features and vice versa. A new approach called EPIC may combine the best of CISC and RISC.

Uploaded by

Mussie Kebede
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
49 views

Structure of Computer Systems

CISC processors use complex instructions that can perform multiple operations like loading from memory, arithmetic, and storing to memory in a single instruction. The goal is to complete tasks using fewer instructions. RISC processors use only simple instructions that perform single operations per clock cycle, like load, arithmetic, and store as separate instructions. This allows for faster clock speeds but requires more instructions per task. Both approaches are converging, with CISC taking on some RISC features and vice versa. A new approach called EPIC may combine the best of CISC and RISC.

Uploaded by

Mussie Kebede
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
You are on page 1/ 16

Source & Courtesy: Ramesh .

B
What is CISC ?
• A complex instruction set computer (CISC, pronounced
like "sisk") is a microprocessor instruction set
architecture (ISA) in which each instruction can execute
several low-level operations, such as a load from
memory, an arithmetic operation, and a memory store,
all in a single instruction.
Main Idea of CISC
• The philosophy behind it is, that hardware is always faster
than software, therefore one should make a powerful
instruction set, which provides programmers with assembly
instructions to do a lot with short programs.
• So the primary goal of the Cisc is to complete a task in few
lines of assembly instruction as possible.
 Memory in those days was expensive
• bigger program->more storage->more money
Hence needed to reduce the number of instructions per program
 Number of instructions are reduced by having multiple
operations within a single instruction
 Multiple operations lead to many different kinds of
instructions that access memory
• In turn making instruction length variable and fetch-decode
execute time unpredictable – making it more complex
• Thus hardware handles the complexity
CISC philosophy
 Use microcode
• Used a simplified microcode instruction set to control the data
path logic. This type of implementation is known as a micro
programmed implementation.
 Build rich instruction sets
• Consequences of using a micro programmed design is that
designers could build more functionality into each instruction.
 Build high-level instruction sets
• The logical next step was to build instruction sets which map
directly from high-level languages
Characteristics of a CISC design

• Register to register, register to memory, and memory to


register commands.
• Uses Multiple addressing modes .
• Variable length instructions where the length often varies
according to the addressing mode
• Instructions which require multiple clock cycles to execute.
CISC Vs. RISC

Main memory
Memory (1,1) .. (6,4) = 24 locations

General purpose registers


Registers: A,B,C,D,E,F

Arithmetic Logical Unit


Execution unit : arithmetic ( + -* ÷)
Consider the operation of Multiplication
2,3
 Let's say we want to find
5,2
the product of two
numbers - one stored in
location 2:3 and another
stored in location 5:2 - and
then store the product
back in the location 2:3.
 i.e.,
M(2,3)< - M(5,2)*M(2,3)
CISC Approach
For this particular task, a CISC
 processor would come prepared with a specific instruction (we'll call it "MULT").
MULT A,B When executed, this instruction
 loads the two values into separate registers,
 multiplies the operands in the execution unit, and then
 stores the product in the appropriate register. Thus, the entire task of multiplying two
numbers can be completed with one instruction
 MULT is what is known as a "complex instruction."
 It operates directly on the computer's memory banks and does not require the
programmer to explicitly call any loading or storing functions.
 It closely resembles a command in a higher level language, identical to the C
statement “a = a * b.”
RISC Approach
• RISC processors only use simple instructions that can be executed
within one clock cycle.
• The "MULT" command described above could be divided into three
separate commands:
LOAD A, 2:3
LOAD B, 5:2 (LOAD, which moves data from the memory bank
to a register)
PROD A, B ("PROD,"finds the product of two operands )

STORE 2:3, A ("STORE,“ moves data from a register to the


memory banks)
CISC RISC
 Primary goal is to complete a task in  Primary goal is to speedup
as few lines of assembly as possible individual instruction
 Emphasis on hardware  Emphasis on software
 Includes multi-clock,  Single-clock,
complex instructions reduced instruction only
 Memory-to-memory:  Register to register:
"LOAD" and "STORE" "LOAD" and "STORE”
incorporated in instructions are independent instructions
 Difficult to apply pipelining.  Easy to apply pipelining.
 Small code sizes,  Low cycles per second,
high cycles per second large code sizes
The Performance Equation
• The following equation is commonly used for expressing a
computer's performance ability:
Cisc

Risc
The CISC approach attempts to minimize the number of
instructions per program, sacrificing the number of cycles per
instruction.
RISC does the opposite, reducing the cycles per instruction at the
Which one is better?
• There is still considerable controversy among experts about which

architecture is better.

Some say that RISC is cheaper and faster and therefore the architecture of

the future.

Others note that by making the hardware simpler, RISC puts a greater

burden on the software. Software needs to become more complex.

Software developers need to write more lines for the same tasks.
No Big Difference Now!
• RISC and CISC architectures are becoming more and more alike.
• Many of today's RISC chips support just as many instructions as
yesterday's CISC chips. The PowerPC 601, for example, supports more
instructions than the Pentium. Yet the 601 is considered a RISC chip,
while the Pentium is definitely CISC.
• Further more today's CISC chips use many techniques formerly
associated with RISC chips
• So simply said: RISC and CISC are growing to each other
Recent Developments & Future Scope
EPIC:
• The biggest threat for CISC and RISC might not be each other, but a
new technology called EPIC.
• EPIC stands for Explicitly Parallel Instruction Computing. EPIC
can do many instruction executions in parallel to one another.
• EPIC is a created by Intel and is in a way a combination of both CISC
and RISC. This will in theory allow the processing of Windows-based
as well as UNIX-based applications by the same CPU.
• Intel is working on it under code-name Merced. Microsoft is already
developing their Win64 standard for it. Like the name says, Merced
will be a 64-bit chip.

You might also like