Role of Inductor IN Serdes Layout

Download as pptx, pdf, or txt
Download as pptx, pdf, or txt
You are on page 1of 11

ROLE OF INDUCTOR

IN
SERDES LAYOUT
INTRODUCTION

 An inductor is a passive electronic


component that stores energy in the
form of a magnetic field when electric
current flows through it.
 According to Faraday's law of induction
When the current flowing through an
inductor changes, the time-varying
magnetic field induces an electromotive
force (e.m.f.) (voltage) in the conductor,
but according to Lenz's law, the induced
voltage has a polarity (direction) which
opposes the change in current that
created it. As a result, inductors oppose
any changes in current through them.
• As technology is shrinking it became challenging to transfer the data from
one chip to another chip, either on the same circuit board or across a cable or
backplane to another circuit board without any data loss at low power
• In order to over come the data loss they came up with the SerDes(serializer
and deserializer) Architecture for Data transfer
• In this Architecture differential signaling method is used to transfer the data
in order to eliminate the noise and to improve power supply rejection
• There are three popular high-speed differential interface technologies
1. ECL – Emitter Coupled Logic 
2. LVDS – Low Voltage Differential Signaling
3. CML – Current Mode Logic
• CML – Current Mode Logic differential interface technic is used in present
project
• CML supports data rates above 10 Gbps depending upon the process for the
drivers and receivers.
• Current-mode logic circuits exhibit many intrinsic advantages over their voltage-
mode counterparts including large bandwidth and low supply voltage requirement

• A main drawback of these circuits is their low current gain to increase the current
gain, the size of the transistor in the output branch can be made large, however,
at the cost of reduced bandwidth

• In order to provide reasonable ESD tolerance , ESD protection circuits must


incorporate large devices as a result ESD circuits introduce substantial parasitic
capacitance that limits the signal bandwidth

• So they introduced inductor peeking to enhance the band width


DESIGN OF INDUCTOR
DIFFERENT MODELS OF INDUCTOR
Coil
• There are two model of inductor coil which are presently used in
our projects
1. PI-COIL PI –COIL EQUILENT CIRCUIT
2.
3.
2. T- COIL
• In the present project we had used pi model inductor coil

• We can design pi model inductor in the following shapes

• But the process used in the present project permits us only to use
rectangular shape pi coil
DESIGN SPECIFICATIONS OF PI MODEL COIL

dout – outer diameter


W- Width of each segment of coil
N1 din – inner diameter
s1 s4
s1 ,s2, s3 … : segments of the coil
s2
N2 s – spacing between the segments
s3 N1 N2 …. : No of truns of the coil
Factor’s Effecting the inductance value
• D: outer diameter
• Q: quality factor
• fSR : self-resonant frequency.
• Rs: low-frequency resistive loss of a metal and skin effect (EFFECTIVE SERIES RESISTANCE )
• - D↑ - Q↑ for small D, but self-resonant frequency, fSR↓, as parasitic capacitance
• between the substrate and the spiral increases.
• - A good design usually has D < 200µm.
• W: metal width
• - Metal width should be as wide as possible.
• - W↑ - Q↑ as Rs↓
• - However, as W > Wopt, skin effects appear in metal traces, increasing Rs.
• - A good design uses 10µm < W < 20µm.
• S: spacing between turns
• - Spacing should be as small as possible.
• - S↑ - L↑ as M (mutual inductance)↓
• Capacitance from trun to trun is also included
THANK YOU

You might also like