"Exploiting Machine Learning Against On-Chip Power Analysis Attacks: ..."

Farid Kenarangi, Inna Partin-Vaisband (2019)

> Home

Details and statistics

DOI: 10.1109/TCSI.2018.2872567

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/KenarangiP19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/KenarangiP19
Farid Kenarangi, Inna Partin-Vaisband:
Exploiting Machine Learning Against On-Chip Power Analysis Attacks: Tradeoffs and Design Considerations. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(2): 769-781 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.