"A 12-bit, 1.1-GS/s, Low-Power Flash ADC."

Mahesh Kumar Adimulam, M. B. Srinivas (2022)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2021.3138538

access: closed

type: Journal Article

metadata version: 2022-04-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/AdimulamS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/AdimulamS22
Mahesh Kumar Adimulam, M. B. Srinivas:
A 12-bit, 1.1-GS/s, Low-Power Flash ADC. IEEE Trans. Very Large Scale Integr. Syst. 30(3): 277-290 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.