|
298 | 298 | #define MAC_RWKPFR 0x00c4
|
299 | 299 | #define MAC_LPICSR 0x00d0
|
300 | 300 | #define MAC_LPITCR 0x00d4
|
| 301 | +#define MAC_TIR 0x00e0 |
301 | 302 | #define MAC_VR 0x0110
|
302 | 303 | #define MAC_DR 0x0114
|
303 | 304 | #define MAC_HWF0R 0x011c
|
|
364 | 365 | #define MAC_HWF0R_TXCOESEL_WIDTH 1
|
365 | 366 | #define MAC_HWF0R_VLHASH_INDEX 4
|
366 | 367 | #define MAC_HWF0R_VLHASH_WIDTH 1
|
| 368 | +#define MAC_HWF0R_VXN_INDEX 29 |
| 369 | +#define MAC_HWF0R_VXN_WIDTH 1 |
367 | 370 | #define MAC_HWF1R_ADDR64_INDEX 14
|
368 | 371 | #define MAC_HWF1R_ADDR64_WIDTH 2
|
369 | 372 | #define MAC_HWF1R_ADVTHWORD_INDEX 13
|
|
448 | 451 | #define MAC_PFR_PR_WIDTH 1
|
449 | 452 | #define MAC_PFR_VTFE_INDEX 16
|
450 | 453 | #define MAC_PFR_VTFE_WIDTH 1
|
| 454 | +#define MAC_PFR_VUCC_INDEX 22 |
| 455 | +#define MAC_PFR_VUCC_WIDTH 1 |
451 | 456 | #define MAC_PMTCSR_MGKPKTEN_INDEX 1
|
452 | 457 | #define MAC_PMTCSR_MGKPKTEN_WIDTH 1
|
453 | 458 | #define MAC_PMTCSR_PWRDWN_INDEX 0
|
|
510 | 515 | #define MAC_TCR_SS_WIDTH 2
|
511 | 516 | #define MAC_TCR_TE_INDEX 0
|
512 | 517 | #define MAC_TCR_TE_WIDTH 1
|
| 518 | +#define MAC_TCR_VNE_INDEX 24 |
| 519 | +#define MAC_TCR_VNE_WIDTH 1 |
| 520 | +#define MAC_TCR_VNM_INDEX 25 |
| 521 | +#define MAC_TCR_VNM_WIDTH 1 |
| 522 | +#define MAC_TIR_TNID_INDEX 0 |
| 523 | +#define MAC_TIR_TNID_WIDTH 16 |
513 | 524 | #define MAC_TSCR_AV8021ASMEN_INDEX 28
|
514 | 525 | #define MAC_TSCR_AV8021ASMEN_WIDTH 1
|
515 | 526 | #define MAC_TSCR_SNAPTYPSEL_INDEX 16
|
|
1153 | 1164 | #define RX_PACKET_ATTRIBUTES_RSS_HASH_WIDTH 1
|
1154 | 1165 | #define RX_PACKET_ATTRIBUTES_FIRST_INDEX 7
|
1155 | 1166 | #define RX_PACKET_ATTRIBUTES_FIRST_WIDTH 1
|
| 1167 | +#define RX_PACKET_ATTRIBUTES_TNP_INDEX 8 |
| 1168 | +#define RX_PACKET_ATTRIBUTES_TNP_WIDTH 1 |
| 1169 | +#define RX_PACKET_ATTRIBUTES_TNPCSUM_DONE_INDEX 9 |
| 1170 | +#define RX_PACKET_ATTRIBUTES_TNPCSUM_DONE_WIDTH 1 |
1156 | 1171 |
|
1157 | 1172 | #define RX_NORMAL_DESC0_OVT_INDEX 0
|
1158 | 1173 | #define RX_NORMAL_DESC0_OVT_WIDTH 16
|
1159 | 1174 | #define RX_NORMAL_DESC2_HL_INDEX 0
|
1160 | 1175 | #define RX_NORMAL_DESC2_HL_WIDTH 10
|
| 1176 | +#define RX_NORMAL_DESC2_TNP_INDEX 11 |
| 1177 | +#define RX_NORMAL_DESC2_TNP_WIDTH 1 |
1161 | 1178 | #define RX_NORMAL_DESC3_CDA_INDEX 27
|
1162 | 1179 | #define RX_NORMAL_DESC3_CDA_WIDTH 1
|
1163 | 1180 | #define RX_NORMAL_DESC3_CTXT_INDEX 30
|
|
1184 | 1201 | #define RX_DESC3_L34T_IPV4_TCP 1
|
1185 | 1202 | #define RX_DESC3_L34T_IPV4_UDP 2
|
1186 | 1203 | #define RX_DESC3_L34T_IPV4_ICMP 3
|
| 1204 | +#define RX_DESC3_L34T_IPV4_UNKNOWN 7 |
1187 | 1205 | #define RX_DESC3_L34T_IPV6_TCP 9
|
1188 | 1206 | #define RX_DESC3_L34T_IPV6_UDP 10
|
1189 | 1207 | #define RX_DESC3_L34T_IPV6_ICMP 11
|
| 1208 | +#define RX_DESC3_L34T_IPV6_UNKNOWN 15 |
1190 | 1209 |
|
1191 | 1210 | #define RX_CONTEXT_DESC3_TSA_INDEX 4
|
1192 | 1211 | #define RX_CONTEXT_DESC3_TSA_WIDTH 1
|
|
1201 | 1220 | #define TX_PACKET_ATTRIBUTES_VLAN_CTAG_WIDTH 1
|
1202 | 1221 | #define TX_PACKET_ATTRIBUTES_PTP_INDEX 3
|
1203 | 1222 | #define TX_PACKET_ATTRIBUTES_PTP_WIDTH 1
|
| 1223 | +#define TX_PACKET_ATTRIBUTES_VXLAN_INDEX 4 |
| 1224 | +#define TX_PACKET_ATTRIBUTES_VXLAN_WIDTH 1 |
1204 | 1225 |
|
1205 | 1226 | #define TX_CONTEXT_DESC2_MSS_INDEX 0
|
1206 | 1227 | #define TX_CONTEXT_DESC2_MSS_WIDTH 15
|
|
1241 | 1262 | #define TX_NORMAL_DESC3_TCPPL_WIDTH 18
|
1242 | 1263 | #define TX_NORMAL_DESC3_TSE_INDEX 18
|
1243 | 1264 | #define TX_NORMAL_DESC3_TSE_WIDTH 1
|
| 1265 | +#define TX_NORMAL_DESC3_VNP_INDEX 23 |
| 1266 | +#define TX_NORMAL_DESC3_VNP_WIDTH 3 |
1244 | 1267 |
|
1245 | 1268 | #define TX_NORMAL_DESC2_VLAN_INSERT 0x2
|
| 1269 | +#define TX_NORMAL_DESC3_VXLAN_PACKET 0x3 |
1246 | 1270 |
|
1247 | 1271 | /* MDIO undefined or vendor specific registers */
|
1248 | 1272 | #ifndef MDIO_PMA_10GBR_PMD_CTRL
|
|
1339 | 1363 | #define XGBE_AN_CL37_PCS_MODE_BASEX 0x00
|
1340 | 1364 | #define XGBE_AN_CL37_PCS_MODE_SGMII 0x04
|
1341 | 1365 | #define XGBE_AN_CL37_TX_CONFIG_MASK 0x08
|
| 1366 | +#define XGBE_AN_CL37_MII_CTRL_8BIT 0x0100 |
1342 | 1367 |
|
1343 | 1368 | /* Bit setting and getting macros
|
1344 | 1369 | * The get macro will extract the current bit field value from within
|
|
0 commit comments