Skip to content

Commit c3e3ca5

Browse files
bors[bot]karlp
andauthored
Merge #625
625: stm32wb: Updates for ADC, TIM16, TIM17 r=adamgreig a=karlp Co-authored-by: Karl Palsson <karlp@etactica.com>
2 parents 6b1dd3f + f1517fe commit c3e3ca5

File tree

1 file changed

+85
-40
lines changed

1 file changed

+85
-40
lines changed

devices/stm32wb55.yaml

Lines changed: 85 additions & 40 deletions
Original file line numberDiff line numberDiff line change
@@ -83,6 +83,18 @@ EXTI:
8383
C2IMR2:
8484
_split: [IM]
8585

86+
HSEM:
87+
_modify:
88+
C1IER0:
89+
name: C1IER
90+
C2IER0:
91+
name: C2IER
92+
93+
IPCC:
94+
_modify:
95+
C1TO2SR:
96+
name: C1TOC2SR
97+
8698
SYSCFG:
8799
_modify:
88100
IMR1:
@@ -97,6 +109,15 @@ SYSCFG:
97109
addressOffset: 0x110
98110

99111
TIM16:
112+
_add:
113+
TISEL:
114+
addressOffset: 0x68
115+
description: Input Selection
116+
117+
_modify:
118+
AF1:
119+
description: TIM16 Alternate function
120+
100121
CR1:
101122
_add:
102123
CEN:
@@ -136,6 +157,48 @@ TIM16:
136157
- BKINE
137158
- BKINP
138159

160+
TIM17:
161+
_add:
162+
TISEL:
163+
addressOffset: 0x68
164+
description: Input Selection
165+
166+
_modify:
167+
DIER:
168+
addressOffset: 0xc
169+
SR:
170+
addressOffset: 0x10
171+
EGR:
172+
addressOffset: 0x14
173+
CCMR1_Output:
174+
addressOffset: 0x18
175+
CCER:
176+
addressOffset: 0x20
177+
CNT:
178+
addressOffset: 0x24
179+
PSC:
180+
addressOffset: 0x28
181+
ARR:
182+
addressOffset: 0x2c
183+
RCR:
184+
addressOffset: 0x30
185+
CCR1:
186+
addressOffset: 0x34
187+
BDTR:
188+
addressOffset: 0x44
189+
DCR:
190+
addressOffset: 0x48
191+
DMAR:
192+
addressOffset: 0x4c
193+
OR1:
194+
addressOffset: 0x50
195+
description: TIM17 option register 1
196+
AF1:
197+
addressOffset: 0x60
198+
description: TIM17 Alternate function
199+
200+
201+
TIM1[67]:
139202
DIER:
140203
_add:
141204
UIE:
@@ -171,53 +234,34 @@ TIM16:
171234
- BKINE
172235
- BKINP
173236

174-
HSEM:
175-
_modify:
176-
C1IER0:
177-
name: C1IER
178-
C2IER0:
179-
name: C2IER
237+
SR:
238+
_delete:
239+
- TIF
180240

181-
IPCC:
182-
_modify:
183-
C1TO2SR:
184-
name: C1TOC2SR
241+
EGR:
242+
_delete:
243+
- TG
185244

186-
TIM17:
187-
DIER:
245+
BDTR:
188246
_add:
189-
UIE:
190-
description: Update interrupt enable.
191-
bitOffset: 0
192-
bitWidth: 1
193-
CC1IE:
194-
description: Capture/Compare 1 interrupt enable.
195-
bitOffset: 1
196-
bitWidth: 1
197-
COMIE:
198-
description: COM interrupt enable.
199-
bitOffset: 5
200-
bitWidth: 1
201-
BIE:
202-
description: Break interrupt enable.
203-
bitOffset: 7
247+
BKBID:
248+
description: Break bidirectional
249+
bitOffset: 28
204250
bitWidth: 1
205-
UDE:
206-
description: Update DMA request enable.
207-
bitOffset: 8
208-
bitWidth: 1
209-
CC1DE:
210-
description: Capture/Compare 1 DMA request enable.
211-
bitOffset: 9
251+
BKDSRM:
252+
description: Break disarm
253+
bitOffset: 26
212254
bitWidth: 1
213255

214256
_delete:
215-
- BKCMP1E
216-
- BKCMP1P
217-
- BKCMP2E
218-
- BKCMP2P
219-
- BKINE
220-
- BKINP
257+
- BKF
258+
259+
TISEL:
260+
_add:
261+
TI1SEL:
262+
description: Selects TI1 input
263+
bitOffset: 0
264+
bitWidth: 4
221265

222266
TIM1:
223267
CCMR3_Output:
@@ -232,3 +276,4 @@ _include:
232276
- ./common_patches/rtc/rtc_cr.yaml
233277
- ../peripherals/tim/v2/ccm_common.yaml
234278
- ./common_patches/wb_adc_common.yaml
279+
- ./common_patches/l4_adc_smpr.yaml

0 commit comments

Comments
 (0)