-
Notifications
You must be signed in to change notification settings - Fork 244
Add stm32l4r5 #703
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Add stm32l4r5 #703
Conversation
So far this looks pretty reasonable to me, let me know if you have any questions or any problems as you get it ready! |
Thanks, I think it is good, I'll do a bit more testing and report back. But should otherwise be ready (for review) from my side. |
ADC peripheral naming:
Should I keep ADC1 as name for the ADC and rename the interrupt to ADC1, or change both to just |
Ok, I think the easiest is to go with ADC1 for the peripheral. The interrupt is already named ADC1. But it would make it more consistent to rename the ADC on the r9 to ADC1 as well (@jspngh might have objections to that). |
I have no problem with renaming it to |
Hi, I know you are all busy. I think this one is ready if you have the chance to look at it. Thanks, Gaute |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I suspect in general we should prefer to merge PRs like this, and fix errors later. But I did find a few items to fix - and might apply to other L4 parts also.
Reference manual: RM0432 rev 9
- ADC3 interrupt when there's no adc3 peripheral, should be deleted. It's under ADC1 in the SVD, so you can fix it with something like:
ADC1:
_delete:
_interrupts:
- ADC3
- TIM1/8
OR1
registers both have a fieldETR_ADC3_RMP
that doesn't exist in the RM. - TIM1/8
OR1
register description is wrong OSPI1
bits are missing from RCCAHB3ENR
AHB3RSTR
AHB3SMENR
(at least some R5 parts have two octospi, although it is hard to tell sometimes)- RCC
CFGR
->MCOSEL
is 3 bits wide, should be 4 (and there is a code1000
that's used for the HSI48) - RCC missing
DLYCFGR
register - PWR missing
PDCRI
PUCRI
CR5
registers - Flash
ACR
->LATENCY
is 3 bits wide, should be 4 - Flash
SR
missingPEMPTY
bit - Flash
ECCR
bit broken,ADDR_ECC
is too small and thenBK_ECC
SYSF_ECC
at the wrong offsets - Flash missing
CFGR
register
Also a missing register on LPUART1: #694 |
@gauteh Do you plan to respond to the review feedback in this PR? This part does look like a useful one to support |
Hi, to be honest I don't know when I will have time to look into it. It all
seems sensible. If anyone else wants to have a please do.
søn. 15. mai 2022, 13:25 skrev Richard Meadows ***@***.***>:
… @gauteh <https://github.com/gauteh> Do you plan to respond to the review
feedback in this PR? This part does look like a useful one to support
—
Reply to this email directly, view it on GitHub
<#703 (comment)>,
or unsubscribe
<https://github.com/notifications/unsubscribe-auth/AAAN36ZIDEEZT5RBBCULKB3VKDNLZANCNFSM5PNYMV2A>
.
You are receiving this because you were mentioned.Message ID:
***@***.***>
|
Closed with #740 🎉 |
Uh oh!
There was an error while loading. Please reload this page.