@@ -24,6 +24,15 @@ tablegen("AMDGPUGenGlobalISel") {
24
24
td_file = " AMDGPUGISel.td"
25
25
}
26
26
27
+ tablegen (" AMDGPUGenGICombiner" ) {
28
+ visibility = [ " :LLVMAMDGPUCodeGen" ]
29
+ args = [
30
+ " -gen-global-isel-combiner" ,
31
+ " -combiners=AMDGPUPreLegalizerCombinerHelper" ,
32
+ ]
33
+ td_file = " AMDGPUGISel.td"
34
+ }
35
+
27
36
tablegen (" AMDGPUGenMCPseudoLowering" ) {
28
37
visibility = [ " :LLVMAMDGPUCodeGen" ]
29
38
args = [ " -gen-pseudo-lowering" ]
@@ -60,6 +69,7 @@ static_library("LLVMAMDGPUCodeGen") {
60
69
" :AMDGPUGenCallingConv" ,
61
70
" :AMDGPUGenDAGISel" ,
62
71
" :AMDGPUGenGlobalISel" ,
72
+ " :AMDGPUGenGICombiner" ,
63
73
" :AMDGPUGenMCPseudoLowering" ,
64
74
" :AMDGPUGenRegisterBank" ,
65
75
" :R600GenCallingConv" ,
@@ -115,6 +125,7 @@ static_library("LLVMAMDGPUCodeGen") {
115
125
" AMDGPUMacroFusion.cpp" ,
116
126
" AMDGPUOpenCLEnqueuedBlockLowering.cpp" ,
117
127
" AMDGPUPerfHintAnalysis.cpp" ,
128
+ " AMDGPUPreLegalizerCombiner.cpp" ,
118
129
" AMDGPUPrintfRuntimeBinding.cpp" ,
119
130
" AMDGPUPromoteAlloca.cpp" ,
120
131
" AMDGPUPropagateAttributes.cpp" ,
0 commit comments