MCST-R1000

MCST R1000

300px MCST R1000 FPGA prototype
Produced	2010
Designed by	MCST
Common manufacturer(s)	TSMC
Max. CPU clock rate	750 MHz to 1 GHz
FSB speeds	2 Gbps
Min. feature size	100 mm²
Instruction set	SPARC V9
Cores	4
L1 cache	48 KB
L2 cache	2 MB
Predecessor	MCST-R500S
Application	Embedded
Package(s)	FPGA

The MCST R1000 (Russian: МЦСТ R1000) is a 64-bit microprocessor developed by Moscow Center of SPARC Technologies (MCST) and fabricated by TSMC.

During development this microprocessor was designated as MCST-4R.

MCST R1000 Highlights

• implements the SPARC V9 instruction set architecture (ISA)
• quad-core
• core specifications:
  • in-order, dual-issue superscalar
  • 7-stage integer pipeline
  • 9-stage floating-point pipeline
  • VIS extensions 1 and 2
  • Multiply–accumulate unit
  • 16 KB L1 instruction cache (parity protection)
  • 32 KB L1 data cache (parity protection)
  • size 7.6 mm²
• shared 2MB L2 cache (ECC protection)
• integrated memory controller
• integrated ccNUMA controller
• 1 GHz clock rate
• 90 nm process
• die size 128 mm²
• ~150 million transistors
• power consumption 15W

File:MCST-4R core.gif MCST R1000 core

File:MCST-4R pipeline.gif MCST R1000 pipeline

File:MCST-4R diagram.gif MCST R1000 diagram

File:MCST-4R ccNUMA system.gif ccNUMA multiprocessor system with four MCST R1000 microprocessors