SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427I APRIL 1999 REVISED APRIL 2005

D 2-V to 5.5-V VCC Operation D Support Mixed-Mode Voltage Operation on D D D D D

All Ports High On-Off Output-Voltage Ratio Low Crosstalk Between Switches Individual Switch Controls Extremely Low Input Current ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 1000-V Charged-Device Model (C101)

SN54LV4066A . . . J OR W PACKAGE SN74LV4066A . . . D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)

1A 1B 2B 2A 2C 3C GND

1 2 3 4 5 6 7

14 13 12 11 10 9 8

VCC 1C 4C 4A 4B 3B 3A

SN74LV4066A . . . RGY PACKAGE (TOP VIEW)

This quadruple silicon-gate CMOS analog switch is designed for 2-V to 5.5-V VCC operation. These switches are designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction. Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section. Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems. ORDERING INFORMATION
TA PDIP N QFN RGY SOIC D SOP NS 40C to 85C SSOP DB PACKAGE Tube of 25 Reel of 1000 Tube of 50 Reel of 2500 Reel of 2000 Reel of 2000 Tube of 90 TSSOP PW TVSOP DGV 55C to 125C CDIP J CFP W Reel of 2000 Reel of 250 Reel of 2000 Tube of 25 Tube of 150

14 13 1C 12 4C 11 4A 10 4B 9 3B

1B 2B 2A 2C 3C

2 3 4 5 6 7 8

NC No internal connection

ORDERABLE PART NUMBER SN74LV4066AN SN74LV4066ARGYR SN74LV4066AD SN74LV4066ADR SN74LV4066ANSR SN74LV4066ADBR SN74LV4066APW SN74LV4066APWR SN74LV4066APWT SN74LV4066ADGVR SNJ54LV4066AJ SNJ54LV4066AW

GND

TOP-SIDE MARKING SN74LV4066AN LW066A LV4066A 74LV4066A LW066A

LW066A LW066A SNJ54LV4066AJ

SNJ54LV4066AW Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303

Copyright 2005, Texas Instruments Incorporated

DALLAS, TEXAS 75265

3A

VCC

1A

description/ordering information

SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427I APRIL 1999 REVISED APRIL 2005

FUNCTION TABLE (each switch) INPUT CONTROL (C) L H SWITCH OFF ON

logic diagram (positive logic)

A VCC VCC

B C

One of Four Switches

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V Switch I/O voltage range, VIO (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to VCC + 0.5 V Control-input clamp current, IIK (VI < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA I/O diode current, IIOK (VIO < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA On-state switch current, IT (VIO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 mA Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Package thermal impedance, JA (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86C/W (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96C/W (see Note 3): DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127C/W (see Note 3): N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80C/W (see Note 3): NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76C/W (see Note 3): PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113C/W (see Note 4): RGY package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65C to 150C
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. 2. This value is limited to 5.5 V maximum. 3. The package thermal impedance is calculated in accordance with JESD 51-7. 4. The package thermal impedance is calculated in accordance with JESD 51-5.

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427I APRIL 1999 REVISED APRIL 2005

recommended operating conditions (see Note 5)

SN54LV4066A VCC Supply voltage VCC = 2 V VCC = 2.3 V to 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V VCC = 2 V VCC = 2.3 V to 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V 0 0 VCC = 2.3 V to 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V MIN 2 1.5 VCC 0.7 VCC 0.7 VCC 0.7 0.5 VCC 0.3 VCC 0.3 VCC 0.3 5.5 VCC 200 100 20 0 0 MAX 5.5 SN74LV4066A MIN 2 1.5 VCC 0.7 VCC 0.7 VCC 0.7 0.5 VCC 0.3 VCC 0.3 VCC 0.3 5.5 VCC 200 100 20 V V MAX 5.5 UNIT V

VIH

High-level input voltage, control inputs

VIL

Low-level input voltage, control inputs

VI VIO t/v

Control input voltage Input/output voltage

V V

Input transition rise or fall rate

ns/V

TA Operating free-air temperature 55 125 40 85 C With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. Only digital signals should be transmitted at these low supply voltages. NOTE 5: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427I APRIL 1999 REVISED APRIL 2005

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS IT = 1 mA, VI = VCC or GND, VC = VIH (see Figure 1) IT = 1 mA, VI = VCC to GND, VC = VIH IT = 1 mA, VI = VCC to GND, VC = VIH VI = 5.5 V or GND VI = VCC and VO = GND, or VI = GND and VO = VCC, VC = VIL (see Figure 2) VI = VCC or GND, VC = VIH (see Figure 3) VI = VCC or GND VCC 2.3 V 3V 4.5 V 2.3 V 3V 4.5 V 2.3 V 3V 4.5 V 0 to 5.5 V MIN TA = 25C TYP MAX 38 29 21 143 57 31 6 3 2 180 150 75 500 180 100 30 20 15 0.1 SN54LV4066A MIN MAX 225 190 100 600 225 125 40 30 20 1 SN74LV4066A MIN MAX 225 190 100 600 225 125 40 30 20 1 A UNIT

ron

On-state switch resistance

ron(p)

Peak on-state resistance Difference in on-state resistance between switches Control input current

ron II

IS(off)

Off-state switch leakage current

5.5 V

0.1

IS(on) ICC Cic Cio CF

On-state switch leakage current Supply current Control input capacitance Switch input/output capacitance Feed-through capacitance

5.5 V 5.5 V 1.5 5.5 0.5

0.1

1 20

1 20

A A pF pF pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427I APRIL 1999 REVISED APRIL 2005

switching characteristics over recommended operating free-air temperature range, VCC = 2.5 V 0.2 V (unless otherwise noted)
PARAMETER tPLH tPHL tPZH tPZL tPLZ tPHZ tPLH tPHL tPZH tPZL tPLZ tPHZ Propagation delay time Switch turn-on time Switch turn-off time Propagation delay time Switch turn-on time Switch turn-off time FROM (INPUT) A or B TO (OUTPUT) B or A TEST CONDITIONS CL = 15 pF, (see Figure 4) CL = 15 pF, RL = 1 k (see Figure 5) CL = 15 pF, RL = 1 k (see Figure 5) CL = 50 pF, (see Figure 4) CL = 50 pF, RL = 1 k (see Figure 5) CL = 50 pF, RL = 1 k (see Figure 5) MIN TA = 25C TYP MAX 1.2 10 SN54LV4066A MIN MAX 16 SN74LV4066A MIN MAX 16 UNIT ns

A or B

3.3

15

20

20

ns

A or B

15

23

23

ns

A or B

B or A

2.6

12

18

18

ns

A or B

4.2

25

32

32

ns

A or B

9.6

25

32

32

ns

switching characteristics over recommended operating free-air temperature range, VCC = 3.3 V 0.3 V (unless otherwise noted)
PARAMETER tPLH tPHL tPZH tPZL tPLZ tPHZ tPLH tPHL tPZH tPZL tPLZ tPHZ Propagation delay time Switch turn-on time Switch turn-off time Propagation delay time Switch turn-on time Switch turn-off time FROM (INPUT) A or B TO (OUTPUT) B or A TEST CONDITIONS CL = 15 pF, (see Figure 4) CL = 15 pF, RL = 1 k (see Figure 5) CL = 15 pF, RL = 1 k (see Figure 5) CL = 50 pF, (see Figure 4) CL = 50 pF, RL = 1 k (see Figure 5) CL = 50 pF, RL = 1 k (see Figure 5) TA = 25C MIN TYP MAX 0.8 6 SN54LV4066A MIN MAX 10 SN74LV4066A MIN MAX 10 UNIT ns

A or B

2.3

11

15

15

ns

A or B

4.5

11

15

15

ns

A or B

B or A

1.5

12

12

ns

A or B

18

22

22

ns

A or B

7.2

18

22

22

ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427I APRIL 1999 REVISED APRIL 2005

switching characteristics over recommended operating free-air temperature range, VCC = 5 V 0.5 V (unless otherwise noted)
PARAMETER tPLH tPHL tPZH tPZL tPLZ tPHZ tPLH tPHL tPZH tPZL tPLZ tPHZ Propagation delay time Switch turn-on time Switch turn-off time Propagation delay time Switch turn-on time Switch turn-off time FROM (INPUT) A or B TO (OUTPUT) B or A TEST CONDITIONS CL = 15 pF, (see Figure 4) CL = 15 pF, RL = 1 k (see Figure 5) CL = 15 pF, RL = 1 k (see Figure 5) CL = 50 pF, (see Figure 4) CL = 50 pF, RL = 1 k (see Figure 5) CL = 50 pF, RL = 1 k (see Figure 5) MIN TA = 25C TYP MAX 0.3 4 SN54LV4066A MIN MAX 7 SN74LV4066A MIN MAX 7 UNIT ns

A or B

1.6

10

10

ns

A or B

3.2

10

10

ns

A or B

B or A

0.6

ns

A or B

2.1

12

16

16

ns

A or B

5.1

12

16

16

ns

analog switch characteristics over operating free-air temperature range (unless otherwise noted)
PARAMETER FROM (INPUT) TO (OUTPUT) TEST CONDITIONS CL = 50 pF, RL = 600 , fin = 1 MHz (sine wave) 20log10(VO/VI) = 3 dB (see Figure 6) CL = 50 pF, RL = 600 , , fin = 1 MHz (sine wave) (see Figure 7) CL = 50 pF, RL = 600 , , fin = 1 MHz (square wave) (see Figure 8) CL = 50 pF, RL = 600 , fin = 1 MHz , (see Figure 9) VI = 2 Vp-p VI = 2.5 Vp-p VI = 4 Vp-p VCC 2.3 V 3V 4.5 V 2.3 V Crosstalk (between any switches) Crosstalk (control input to signal output) Feed-through attenuation (switch off) A or B B or A 3V 4.5 V 2.3 V C A or B 3V 4.5 V 2.3 V A or B B or A 3V 4.5 V 2.3 V 3V 4.5 V MIN TA = 25C TYP MAX 30 35 50 45 45 45 15 20 50 40 40 40 0.1 0.1 0.1 % dB mV dB MHz UNIT

Frequency response (switch on)

A or B

B or A

Sine-wave distortion

A or B

B or A

CL= 50 pF, RL = 10 k, fin = 1 kHz (sine wave) (see Figure 10)

operating characteristics, TA = 25C

PARAMETER Cpd Power dissipation capacitance TEST CONDITIONS CL = 50 pF, f = 10 MHz TYP 4.5 UNIT pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427I APRIL 1999 REVISED APRIL 2005

PARAMETER MEASUREMENT INFORMATION

VCC VC = VIH VCC VI = VCC or GND (ON) GND VO r on + 1 mA VI VO 10 3 W

V VI VO

Figure 1. On-State Resistance Test Circuit

VCC VC = VIL VCC VI A (OFF) GND VO

Condition 1: VI = 0, VO = VCC Condition 2: VI = VCC, VO = 0

Figure 2. Off-State Switch Leakage-Current Test Circuit

VCC VC = VIH VCC VI A (ON) GND Open

VI = VCC or GND

Figure 3. On-State Leakage-Current Test Circuit

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427I APRIL 1999 REVISED APRIL 2005

PARAMETER MEASUREMENT INFORMATION

VCC VC = VIH VCC VI 50 (ON) GND CL VO

TEST CIRCUIT tr VI A or B tPLH VO B or A 90% 50% 10% 90% 50% 10% tPHL VOH 50% VOLTAGE WAVEFORMS 50% VOL tf VCC 0V

Figure 4. Propagation Delay Time, Signal Input to Signal Output

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427I APRIL 1999 REVISED APRIL 2005

PARAMETER MEASUREMENT INFORMATION

VCC

50

TEST VC VCC VO GND RL = 1 k S2 CL tPZL tPZH tPLZ tPHZ

S1 GND VCC GND VCC

S2 VCC GND VCC GND

S1

VI

TEST CIRCUIT VCC VC 0V tPZL VCC VO VOL 50% (tPZL, tPZH) VCC VC 0V tPLZ VCC VO VOL VOL + 0.3 V (tPLZ, tPHZ) VOLTAGE WAVEFORMS VOH 0 V 50% 0V tPHZ VOH 0.3 V VCC 50% VOH 50% 0 V 50% 0V tPZH VCC 50%

Figure 5. Switching Time (tPZL, tPLZ, tPZH, tPHZ), Control to Signal Output

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427I APRIL 1999 REVISED APRIL 2005

PARAMETER MEASUREMENT INFORMATION

VCC VCC 0.1 F fin 50 VI VCC (ON) GND RL = 600 VCC/2

VO CL = 50 pF

Figure 6. Frequency Response (Switch On)

VCC VC = VCC VI 0.1 F 600 VCC (ON) GND RL = 600 VCC/2 VI VCC VC = GND VCC (OFF) 600 GND RL = 600 VCC/2

fin 50

VO1 CL = 50 pF

VO2 CL = 50 pF

Figure 7. Crosstalk Between Any Two Switches

VCC 50 VC VCC VO 600 VCC/2 GND RL = 600 VCC/2 CL = 50 pF

Figure 8. Crosstalk (Control Input Switch Output)

10

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427I APRIL 1999 REVISED APRIL 2005

PARAMETER MEASUREMENT INFORMATION

VCC VC = GND 0.1 F fin 50 600 VCC/2 VI VCC (OFF) GND RL = 600 VCC/2

VO CL = 50 pF

Figure 9. Feed-Through Attenuation (Switch Off)

VCC VC = VCC 10 F fin 600 VI VCC (ON) GND RL = 10 k VCC/2 10 F VO CL = 50 pF

Figure 10. Sine-Wave Distortion

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

11

PACKAGE OPTION ADDENDUM

www.ti.com

6-Dec-2006

PACKAGING INFORMATION
Orderable Device SN74LV4066AD SN74LV4066ADBR SN74LV4066ADBRG4 SN74LV4066ADE4 SN74LV4066ADGVR SN74LV4066ADGVRE4 SN74LV4066ADR SN74LV4066ADRE4 SN74LV4066AN SN74LV4066ANE4 SN74LV4066ANSR SN74LV4066ANSRE4 SN74LV4066APW SN74LV4066APWE4 SN74LV4066APWG4 SN74LV4066APWR SN74LV4066APWRE4 SN74LV4066APWRG4 SN74LV4066APWT SN74LV4066APWTE4 SN74LV4066APWTG4 SN74LV4066ARGYR SN74LV4066ARGYRG4
(1)

Status (1) ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE

Package Type SOIC SSOP SSOP SOIC TVSOP TVSOP SOIC SOIC PDIP PDIP SO SO TSSOP TSSOP TSSOP TSSOP TSSOP TSSOP TSSOP TSSOP TSSOP QFN QFN

Package Drawing D DB DB D DGV DGV D D N N NS NS PW PW PW PW PW PW PW PW PW RGY RGY

Pins Package Eco Plan (2) Qty 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 50 Green (RoHS & no Sb/Br)

Lead/Ball Finish CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU

MSL Peak Temp (3) Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM N / A for Pkg Type N / A for Pkg Type Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-2-260C-1YEAR Level-2-260C-1YEAR

2000 Green (RoHS & no Sb/Br) 2000 Green (RoHS & no Sb/Br) 50 Green (RoHS & no Sb/Br)

2000 Green (RoHS & no Sb/Br) 2000 Green (RoHS & no Sb/Br) 2500 Green (RoHS & no Sb/Br) 2500 Green (RoHS & no Sb/Br) 25 25 Pb-Free (RoHS) Pb-Free (RoHS)

2000 Green (RoHS & no Sb/Br) 2000 Green (RoHS & no Sb/Br) 90 90 90 Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br)

2000 Green (RoHS & no Sb/Br) 2000 Green (RoHS & no Sb/Br) 2000 Green (RoHS & no Sb/Br) 250 250 250 Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br)

1000 Green (RoHS & no Sb/Br) 1000 Green (RoHS & no Sb/Br)

The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

Addendum-Page 1

PACKAGE OPTION ADDENDUM

www.ti.com

6-Dec-2006

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.
(2)

Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)

MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2

MECHANICAL DATA
MPDS006C FEBRUARY 1996 REVISED AUGUST 2000

DGV (R-PDSO-G**)
24 PINS SHOWN 0,23 0,13 13

PLASTIC SMALL-OUTLINE

0,40 24

0,07 M

0,16 NOM 4,50 4,30 6,60 6,20

Gage Plane

0,25 0 8 1 A 12 0,75 0,50

Seating Plane 1,20 MAX 0,15 0,05 0,08

PINS ** DIM A MAX A MIN

14 3,70 3,50

16 3,70 3,50

20 5,10 4,90

24 5,10 4,90

38 7,90 7,70

48 9,80 9,60

56 11,40 11,20

4073251/E 08/00 NOTES: A. B. C. D. All linear dimensions are in millimeters. This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins MO-194

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

MECHANICAL DATA
MSSO002E JANUARY 1995 REVISED DECEMBER 2001

DB (R-PDSO-G**)
28 PINS SHOWN 0,65 28 0,38 0,22 15 0,15 M

PLASTIC SMALL-OUTLINE

0,25 0,09 5,60 5,00 8,20 7,40

Gage Plane 1 A 14 0 8 0,25 0,95 0,55

Seating Plane 2,00 MAX 0,05 MIN 0,10

PINS ** DIM A MAX

14

16

20

24

28

30

38

6,50

6,50

7,50

8,50

10,50

10,50

12,90

A MIN

5,90

5,90

6,90

7,90

9,90

9,90

12,30 4040065 /E 12/01

NOTES: A. B. C. D.

All linear dimensions are in millimeters. This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion not to exceed 0,15. Falls within JEDEC MO-150

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

MECHANICAL DATA
MTSS001C JANUARY 1995 REVISED FEBRUARY 1999

PW (R-PDSO-G**)
14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE

0,65 14 8

0,30 0,19

0,10 M

0,15 NOM 4,50 4,30 6,60 6,20 Gage Plane 0,25 1 A 7 0 8 0,75 0,50

Seating Plane 1,20 MAX 0,15 0,05 0,10

PINS ** DIM A MAX

14

16

20

24

28

3,10

5,10

5,10

6,60

7,90

9,80

A MIN

2,90

4,90

4,90

6,40

7,70

9,60

4040064/F 01/97 NOTES: A. B. C. D. All linear dimensions are in millimeters. This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion not to exceed 0,15. Falls within JEDEC MO-153

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TIs terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TIs standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Amplifiers Data Converters DSP Interface Logic Power Mgmt Microcontrollers Low Power Wireless amplifier.ti.com dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti.com/lpw Applications Audio Automotive Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging Wireless www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony www.ti.com/video www.ti.com/wireless

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright 2007, Texas Instruments Incorporated