Hardware Implementation of Adaptive System Identification: Kusha Tyagi
Hardware Implementation of Adaptive System Identification: Kusha Tyagi
Hardware Implementation of Adaptive System Identification: Kusha Tyagi
x(n) is the input vector for basic FIR, h(n) is coefficient and
I. INTRODUCTION w(n) is the weight vector of an Nth order LMS adaptive filter
Adaptive digital filters are extensively used in many DSP at the nth iteration, respectively, y(n) is the desired response
applications, such as, noise and echo abolition, system and yeff(n) is the adaptive filter output of the nth iteration.
identification, and channel equalization etc. [1]. Most of these e(n) is the error in the nth iteration which is used to update the
applications involve real-time adaptive filtering, and weights, and is the convergence-factor(0.15).
therefore, they require to be realized through dedicated VLSI The DLMS algorithm, instead of using the recent-most
systems. The LMS-based FIR adaptive filter is the most feedback-error e(n) equivalent to the n-th iteration for
trendy one due to its inherent simplicity and satisfactory updating the filter weights, it uses the delayed error e(n), i.e.
convergence performance [2]. The straight-forward the error equivalent to (n)-th iteration for updating the current
implementation of LMS adaptive filter involves a large weight. The weight-update equation of DLMS algorithm is
critical-path. Therefore, for adaptive filtering of input signal given by
with high sampling-frequency, it is necessary to decrease the W(n+1) = w(n) + .e(n).x(n) (4)
critical-path by pipelined implementation. Since the where m is the adaptation-delay. The structure of
conventional LMS algorithm does not support pipelined conventional delayed LMS adaptive filter is shown in Fig. 1.
execution due its recursive behavior, it is modified to a form It can be seen that the adaptation-delay m is the number of
called delayed LMS algorithm [3], which supports pipelined cycles required for the error corresponding to any given
execution. A lot of work has been done to execute the delayed sampling instant to become available to the weight adaptation
LMS algorithm to increase the maximum usable frequency. circuit.
In this paper, we propose a VHDL implementation of
modified DLMS algorithm and a new architecture for
high-speed adaptive filtering with very low adaptation-delay.
The proposed architecture involves three pipelined blocks: (i)
Basic FIR circuit which may cause noise, (ii) one for the
calculating error, (iii) and the other for weight-redefine. The
subtraction of FIR and adaptive circuit generate error which is
minimized by weight updating, and realized by a pipelined
inner-product unit.
77 www.erpublication.org
Hardware Implementation of Adaptive System Identification
LMS is the most widely used algorithm. The key feature of the
LMS algorithm is its simplicity. It requires neither
measurement of the correlation function, nor matrix inversion
.It uses Mean Square Error (MSE) as a criterion. LMS uses a
step size parameter, input signal and the difference of desired
signal and filter output signal to frequently calculate the
update of the filter coefficients set.
The choice of the step-size parameter and the order of the
filter effectively determine the performance of LMS. When
the filter taps are increased, this improves the convergent
performance of LMS algorithm, but every tap (in structure of
LMS adaptive filter) costs two more multipliers and two more
adders. However, this will increase the area needed and
decrease the maximum frequency of the design. So, balance is Figure 5 : Response matching
required between the convergent performance and the amount
of hardware used effectively. Unfortunately, there is no clear
mathematical analysis to derive the exact quantities. Only V. CHALLENGES OF HARDWARE IMPLEMENTATION
through experiments may a reasonable solution be obtained. In matlab implementation we found all coefficient, input
In order to select appropriate step size and filter order, and output are real number and in vhdl real number is not
MATLAB simulation of LMS algorithm is carried out. Based synthesisable.
on the simulation results the adaptive parameters obtained Data of 500 input should be same as MatLab for
will be applied to the hardware implementation process of comparision.
LMS algorithm.
78 www.erpublication.org
International Journal of Engineering and Technical Research (IJETR)
ISSN: 2321-0869, Volume-3, Issue-6, June 2015
Approach This LMS algorithm will update the weights of adaptive filter
To overcome above mention issue we have used single in such a way so that the output of both adaptive filter as well
precision 32 bit floating point representation for all data, input as fir filter will almost be same and error will be minimized.
and output. And for synchronizing inputs with matlab we have
used file handling text io commands of vhdl.
Sign: 1-bit wide and used to denote the sign of the number i.e.
0 indicate positive number and 1 represent negative number.
Exponent: 8-bit wide and signed exponent in excess-127
representation.
Mantissa: 23-bit wide and fractional component
79 www.erpublication.org
Hardware Implementation of Adaptive System Identification
0.6
0.4
0.2
0
-0.2144
-0.3572
-0.1167
0.3587
0.4205
0.2508
0.2968
0.0046
0.1107
0.2038
-0.2
-0.4
-0.6
Error in MatLab Error in VHDL
IX. CONCLUSION
REFERENCE
[1] SYSTEM IDENTIFICATION USING ADAPTIVE FILTER
ALGORITHMS, IOSR Journal of Electronics and Communication
Engineering (IOSR-JECE) ISSN: 2278-2834-, ISBN: 2278-8735, PP:
54-59
[2] SYSTEM IDENTIFICATION WITH LEAST MEAN SQUARE
ADAPTIVE ALGORITHM INTERDISCIPLINARITY IN
ENGINEERING SCIENTIFIC INTERNATIONAL CONFERENCE,
TG. MURE ROMNIA, 15 -16 November 2007
[3] A High-Speed FIR Adaptive Filter Architecture using a Modified
Delayed LMS Algorithm-4244-9474-3/11/ 2011 IEEE
[4] SIMULATION AND SYNTHESIS OF 32-BIT MULTIPLIER
USING vhdlinternational Journal of Advances in Engineering &
Technology, Jan. 2013. IJAET ISSN: 2231-1963
[5] Design and implementation of efficient 32-bit floating point
multiplier using Verilog International Journal Of Engineering And
Computer Science ISSN:2319-7242 Volume 2 Issue 6 June 2013 Page
No. 2098-210
80 www.erpublication.org