Scribd Logo
Upload

Welcome to Scribd!

  • 94 views

    Tda 18211 HD

    Uploaded by

    Mohammad Ismail
    The TDA 18211 HD is an integrated circuit designed for terrestrial television signal reception. It uses integrated filters to support channel bandwidths of 6, 7, or 8 MHz. It requires a single 16 MHz crystal for clock generation. Key features include filters to eliminate unwanted radio frequencies, low power consumption of 780 mW, and a 3.3V power supply requirement.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd

    Tda 18211 HD

    Uploaded by

    Mohammad Ismail
    94 views16 pages
    The TDA 18211 HD is an integrated circuit designed for terrestrial television signal reception. It uses integrated filters to support channel bandwidths of 6, 7, or 8 MHz. It requires a single 16 MHz crystal for clock generation. Key features include filters to eliminate unwanted radio frequencies, low power consumption of 780 mW, and a 3.3V power supply requirement.

    Original Description:

    كتكمة

    Original Title

    TDA 18211 HD

    Copyright

    © © All Rights Reserved

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    The TDA 18211 HD is an integrated circuit designed for terrestrial television signal reception. It uses integrated filters to support channel bandwidths of 6, 7, or 8 MHz. It requires a single 16 MHz crystal for clock generation. Key features include filters to eliminate unwanted radio frequencies, low power consumption of 780 mW, and a 3.3V power supply requirement.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Download as docx, pdf, or txt
    94 views16 pages

    Tda 18211 HD

    Uploaded by

    Mohammad Ismail
    The TDA 18211 HD is an integrated circuit designed for terrestrial television signal reception. It uses integrated filters to support channel bandwidths of 6, 7, or 8 MHz. It requires a single 16 MHz crystal for clock generation. Key features include filters to eliminate unwanted radio frequencies, low power consumption of 780 mW, and a 3.3V power supply requirement.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Download as docx, pdf, or txt
    of 16

    TDA 18211 HD

    .
    The TDA 18211 HD uses integrated IF filters to
    support 6/7/8 MHz channel BW.
    The TDA 18211 HD requires a single 16 MHz crystal
    for clock generation, clock signal is available to
    synchronize with the channel decoder and slave
    front end in case of DVR configuration.
    :
    )() 1
    .
    3.3v ) 2
    780 mw ) 3
    Quick references data:
    Block diagram:
    Pin configuration:

    Pin Symbol Description


    1-7 Gnd Ground
    8 n.c Not connected
    9 Vcc 3.3v supply
    voltage
    10 RF_IN Unbalanced RF
    (TV) input
    11 GND Ground
    12 CAPRFAGC RF AGC filtering
    13 LT Loop-through
    output
    14 GND Ground
    15 STO Slave tuner output
    16 VCC 3.3v supply
    voltage
    17 CAPREGVCO VCO supply
    decoupling
    18 VCC 3.3v supply
    voltage
    19 MASTERSYNC Synchronization
    signal for dual tuner
    applications; leave
    open for single-tuner
    applications
    20 CAPFILTVCO VCO reference
    decoupling
    21 VT_COARSE LO oscillator
    tuning voltage
    input
    22 VT_FINE LO oscillator
    tuning voltage
    input
    23 GND Ground
    24 CP_LO Charge pump of
    the local
    synthesizer
    25 GND Ground
    26 XTALP Crystal oscillator
    input
    27 XTALN Crystal oscillator
    input
    28 FREEZE Synchronization signal
    for multi tuner
    applications; leave open
    for single-tuner
    applications
    29 XTOUT_MS XTOUT mode and
    master/slave
    selection input
    30 XTOUTP Crystal oscillator
    output buffer
    31 XTOUTN Crystal oscillator
    output buffer
    32 AS Ic-bus address
    selection input
    33 VCC 3.3v supply
    voltage
    34 CP_CAL Charge pump of
    the calibration
    synthesizer
    35 VT_CAL Tuning voltage of
    the calibration
    synthesizer
    36-37 GND Ground
    38 SCL IC-bus clock input
    39 SDA IC-bus data
    input/output
    40 CAPREG18 Internal regulator
    decoupling
    41 GND Ground
    42 CAPREG28 Internal regulator
    decoupling
    43 GND Ground
    44 VCC 3.3v supply
    voltage
    45 IFOUTN IF output
    46 IFOUTP IF output
    47 V_IFAGC IF gain control
    input
    48-50 GND Ground
    51 VSYNC Vertical synchronization
    input for analog
    applications; connect to
    ground for digital
    application
    52 CAPREGFILTRF Internal regulator
    decoupling
    53-64 GND Ground

    Functional description
    The RF input signal is driven to a low-noise amplifier. It is then band-pass filtered,
    Amplified and fed to the image rejection mixer. The mixer down converts the RF signal to a
    Low IF, which depends on channel bandwidth.
    The gain between the antenna pin (pin RF_IN) and the loop-through pin (pin LT) is 0 dB.
    The TDA18211HD requires a single 16 MHz crystal for clock generation.
    When bit XTOUT_ON = 1, a differential sine wave clock reference is available on pins
    XTOUTP and XTOUTN to drive a channel decoder.
    Master and slave operation
    The TDA18211HD allows easy dual-tuner configuration.
    Each individual tuner has to be set either in Master mode or Slave mode by applying a DC
    Voltage on the XTOUT_MS pin. This will decide whether the crystal oscillator
    Part is used as negative impedance connected to the crystal part or as a current buffer

    In dual-tuner application:
    The first tuner is set in Master mode
    The second tuner has to be set in Slave mode
    In single-tuner application:
    The tuner must be set in Master mode.
    Tuner outputs
    The tuner provides a slave tuner output (pin STO) and a loop-through output (pin LT).
    Those outputs are used to transmit the antenna signal to other tuners.

    Loop-through output
    The gain between the antenna connector and the loop-through pin (pin LT) equals 0 dB.
    This pin can be connected to any consumer electronic equipment.
    Slave tuner output
    The slave tuner output (pin STO) must be connected to the RF input of the slave tuner
    TDA18211HD in case of dual-tuner applications.
    The gain between the antenna connector and the slave tuner output can change
    According to the input level. The slave tuner will automatically compensate the gain
    Change, using the MASTERSYNC and FREEZE signals.

    Crystal input mode


    The TDA18211HD requires a 16 MHz crystal reference. The chosen crystal must
    Withstand at least 100 W drive level. An additional shunt capacitor as shown in Figure 1
    Is also needed. Its typical value is 5.6 pF. The quartz references for which performance is
    Guaranteed are:
    NDK NX5032
    Siward SX-5032
    TXC 9C series
    Chungho Elcom HC49/S profile
    Clock reference:
    In Master mode, the clock reference must be provided by a 16 MHz crystal connected
    between pins XTALP and XTALN of the master tuner
    In Slave mode, the clock reference must be provided by pins XTOUTP and XTOUTN
    of the tuner in Master mode to pins XTALP and XTALN of the tuner in Slave mode

    Crystal output mode


    Pins XTOUTP and XTOUTN deliver a symmetrical sine waveform to drive the channel
    decoder and/or IF demodulator. The load on both outputs should be made similar to
    ensure optimum performances. Hence, if only one crystal output is used, the unused
    output should be loaded by an equivalent capacitance.
    Internal circuits
    Limiting value

    Thermal characteristic

    The junction temperature can be obtained with the formula


    T=Tamp +Rth (j-a)*vcc*icc
    Rth (j-a) is the thermal resistance of the application.

    General characteristic for TV reception(RF input to I


    F output)
    Tamp =25c;vcc=3.3v ,IF output level option=2v(p-p),IF output
    load=1k ohm for each terminal
    Characteristic of terminal
    Tamp =25c;vcc=3.3v, 2.2nf on input pin V_IFAGC,for test
    circuit
    Typical phase noise curve

    Typical IF selectivity curves


    Test circuit

    DONE^_^

    You might also like