DAC0800, DAC0802

www.ti.com SNAS538C – JUNE 1999 – REVISED FEBRUARY 2013

DAC0800/DAC0802 8-Bit Digital-to-Analog Converters

Check for Samples: DAC0800, DAC0802

1FEATURES DESCRIPTION
•
2 Fast Settling Output Current: 100 ns The DAC0800 series are monolithic 8-bit high-speed
current-output digital-to-analog converters (DAC)
• Full Scale Error: ±1 LSB featuring typical settling times of 100 ns. When used
• Nonlinearity Over Temperature: ±0.1% as a multiplying DAC, monotonic performance over a
• Full Scale Current Drift: ±10 ppm/°C 40 to 1 reference current range is possible. The
DAC0800 series also features high compliance
• High Output Compliance: −10V to +18V
complementary current outputs to allow differential
• Complementary Current Outputs output voltages of 20 Vp-p with simple resistor loads.
• Interface Directly with TTL, CMOS, PMOS and The reference-to-full-scale current matching of better
Others than ±1 LSB eliminates the need for full-scale trims in
most applications, while the nonlinearities of better
• 2 Quadrant Wide Range Multiplying Capability
than ±0.1% over temperature minimizes system error
• Wide Power Supply Range: ±4.5V to ±18V accumulations.
• Low Power Consumption: 33 mW at ±5V The noise immune inputs will accept a variety of logic
• Low Cost levels. The performance and characteristics of the
device are essentially unchanged over the ±4.5V to
±18V power supply range and power consumption at
only 33 mW with ±5V supplies is independent of logic
input levels.
The DAC0800, DAC0802, DAC0800C and
DAC0802C are a direct replacement for the DAC-08,
DAC-08A, DAC-08C, and DAC-08H, respectively. For
single supply operation, refer to AN-1525.

Typical Application

Pin numbers represent the PDIP package. The SOIC package pin numbers differ from that of the PDIP package.

Figure 1. ±20 VP-P Output Digital-to-Analog Converter

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2 All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 1999–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
DAC0800, DAC0802
SNAS538C – JUNE 1999 – REVISED FEBRUARY 2013 www.ti.com

(1)
Absolute Maximum Ratings
Supply Voltage (V+ − V−) ±18V or 36V
(2)
Power Dissipation 500 mW
Reference Input Differential Voltage
(V14 to V15) V− to V+
Reference Input Common-Mode
Range (V14, V15) V− to V+
Reference Input Current 5 mA
− −
Logic Inputs V to V plus 36V
Analog Current Outputs
(VS− = −15V) 4.25 mA
(3)
ESD Susceptibility TBD V
Storage Temperature −65°C to +150°C
Lead Temp. (Soldering, 10 seconds)
PDIP Package (plastic) 260°C
CDIP Package (ceramic) 300°C
Surface Mount Package
Vapor Phase (60 seconds) 215°C
Infrared (15 seconds) 220°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not
apply when operating the device beyond its specified operating conditions.
(2) The maximum junction temperature of the DAC0800 and DAC0802 is 125°C. For operating at elevated temperatures, devices in the
CDIP package must be derated based on a thermal resistance of 100°C/W, junction-to-ambient, 175°C/W for the molded PDIP package
and 100°C/W for the SOIC package.
(3) Human body model, 100 pF discharged through a 1.5 kΩ resistor.

Operating Conditions (1)

Min Max Units
Temperature (TA)
DAC0800L −55 +125 °C
DAC0800LC 0 +70 °C
DAC0802LC 0 +70 °C
+ − −
V (V ) + 10 (V ) + 30 V
V− −15 −5 V
IREF (V− = −5V) 1 2 mA
IREF (V− = −15V) 1 4 mA

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not
apply when operating the device beyond its specified operating conditions.

2 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated

Product Folder Links: DAC0800 DAC0802

 DAC0800, DAC0802
www.ti.com SNAS538C – JUNE 1999 – REVISED FEBRUARY 2013

Electrical Characteristics
The following specifications apply for VS = ±15V, IREF = 2 mA and TMIN ≤ TA ≤ TMAX unless otherwise specified. Output
characteristics refer to both IOUT and IOUT.
DAC0800L/
DAC0802LC
Parameter Test Conditions DAC0800LC Units
Min Typ Max Min Typ Max
Resolution 8 8 8 8 8 8 Bits
Monotonicity 8 8 8 8 8 8 Bits
Nonlinearity ±0.1 ±0.19 %FS
To ±½ LSB, All Bits Switched “ON”
100 135 ns
or “OFF”, TA=25°C
ts Settling Time
DAC0800L 100 135 ns
DAC0800LC 100 150 ns
tPLH, Propagation Delay TA=25°C
tPHL Each Bit 35 60 35 60 ns
All Bits Switched 35 60 35 60 ns
TCIFS Full Scale Tempco ±10 ±50 ±10 ±50 ppm/°C
Full Scale Current Change <½
VOC Output Voltage Compliance −10 18 −10 18 V
LSB, ROUT>20 MΩ, Typical
VREF = 10.000V,
IFS4 Full Scale Current R14 = R15 = 5.000 kΩ, 1.984 1.992 2.00 1.94 1.99 2.04 mA
TA=25°C
IFSS Full Scale Symmetry IFS4−IFS2 ±0.5 ±4.0 ±1 ±8.0 μA
IZS Zero Scale Current 0.1 1.0 0.2 2.0 μA
V− = −5V 0 2.0 2.1 0 2.0 2.1
IFSR Output Current Range mA
V− = −8V to −18V 0 2.0 4.2 0 2.0 4.2
Logic Input Levels VLC = 0V
VIL Logic “0” 0.8 0.8 V
VIH Logic “1” 2.0 2.0 V
Logic Input Current VLC = 0V
IIL Logic “0” −10V ≤ VIN ≤ +0.8V −2.0 −10 −2.0 −10 μA
IIH Logic “1” 2V ≤ VIN ≤ +18V 0.002 10 0.002 10 μA
VIS Logic Input Swing V− = −15V −10 18 −10 18 V
VTHR Logic Threshold Range VS = ±15V −10 13.5 −10 13.5 V
I15 Reference Bias Current −1.0 −3.0 −1.0 −3.0 μA
dl/dt Reference Input Slew Rate (Figure 26) 4.0 8.0 4.0 8.0 mA/μs
Positive Power Supply
PSSIFS+ 4.5V ≤ V+ ≤ 18V 0.0001 0.01 0.0001 0.01 %/%
Sensitivity
Negative Power Supply
PSSIFS− −4.5V ≤ V− ≤ 18V, IREF = 1mA 0.0001 0.01 0.0001 0.01 %/%
Sensitivity
I+ 2.3 3.8 2.3 3.8 mA
Power Supply Current VS = ±5V, IREF = 1 mA
I− −4.3 −5.8 −4.3 −5.8 mA
I+ 2.4 3.8 2.4 3.8 mA
Power Supply Current VS = +5V, −15V, IREF = 2 mA
I− −6.4 −7.8 −6.4 −7.8 mA
I+ 2.5 3.8 2.5 3.8 mA
Power Supply Current VS = ±15V, IREF = 2 mA
I− −6.5 −7.8 −6.5 −7.8 mA
±5V, IREF = 1 mA 33 48 33 48 mW
PD Power Consumption +5V, −15V, IREF = 2 mA 108 136 108 136 mW
±15V, IREF = 2 mA 135 174 135 174 mW

Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 3

Product Folder Links: DAC0800 DAC0802
DAC0800, DAC0802
SNAS538C – JUNE 1999 – REVISED FEBRUARY 2013 www.ti.com

Connection Diagrams

Figure 2. PDIP, CDIP Packages - Top View Figure 3. SOIC Package - Top View
(See Package Number NFG0016E or NFE0016A) (See Package Number D0016A)

Block Diagram

Pin numbers represent the PDIP package. The SOIC package pin numbers differ from that of the PDIP package.

Figure 4.

4 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated

Product Folder Links: DAC0800 DAC0802

 DAC0800, DAC0802
www.ti.com SNAS538C – JUNE 1999 – REVISED FEBRUARY 2013

Typical Performance Characteristics

Full Scale Current LSB Propagation Delay
vs. vs.
Reference Current IFS

Figure 5. Figure 6.

Reference Input Reference Amp

Frequency Response Common-Mode Range

Curve 1: CC=15 pF, VIN=2 Vp-p centered at 1V. Note. Positive common-mode range is always (V+) − 1.5V.
Curve 2: CC=15 pF, VIN=50 mVp-p centered at 200 mV.
Curve 3: CC=0 pF, VIN=100 mVp-p centered at 0V and applied
through 50Ω connected to pin 14.2V applied to R14.
Figure 7. Figure 8.

VTH — VLC
Logic Input Current vs. vs.
Input Voltage Temperature

Figure 9. Figure 10.

Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 5

Product Folder Links: DAC0800 DAC0802
DAC0800, DAC0802
SNAS538C – JUNE 1999 – REVISED FEBRUARY 2013 www.ti.com

Typical Performance Characteristics (continued)

Output Current
vs.
Output
Voltage (Output Voltage Output Voltage Compliance vs.
Compliance) Temperature

Figure 11. Figure 12.

Bit Transfer Power Supply Current

Characteristics vs. +V

Note. B1–B8 have identical transfer characteristics. Bits are fully

switched with less than ½ LSB error, at less than ±100 mV from actual
threshold. These switching points are guaranteed to lie between 0.8
and 2V over the operating temperature range (VLC = 0V).
Figure 13. Figure 14.

Power Supply Current Power Supply Current

vs. −V vs. Temperature

Figure 15. Figure 16.

6 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated

Product Folder Links: DAC0800 DAC0802

 DAC0800, DAC0802
www.ti.com SNAS538C – JUNE 1999 – REVISED FEBRUARY 2013

EQUIVALENT CIRCUIT

Figure 17. Equivalent Circuit

Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 7

Product Folder Links: DAC0800 DAC0802
DAC0800, DAC0802
SNAS538C – JUNE 1999 – REVISED FEBRUARY 2013 www.ti.com

TYPICAL APPLICATIONS

Pin numbers represent the PDIP package. The SOIC package pin numbers differ from that of the PDIP package.

IO + IO = IFS for all logic states

For fixed reference, TTL operation, typical values are:
VREF = 10.000V
RREF = 5.000k
R15 ≈ RREF
CC = 0.01 μF
VLC = 0V (Ground)

Figure 18. Basic Positive Reference Operation

Figure 19. Recommended Full Scale Adjustment Figure 20. Basic Negative Reference Operation
Circuit
Pin numbers represent the PDIP package. The SOIC package pin numbers differ from that of the PDIP package.

8 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated

Product Folder Links: DAC0800 DAC0802

 DAC0800, DAC0802
www.ti.com SNAS538C – JUNE 1999 – REVISED FEBRUARY 2013

Pin numbers represent the PDIP package. The SOIC package pin numbers differ from that of the PDIP package.

Figure 21. Basic Unipolar Negative Operation

Table 1. Basic Unipolar Negative Operation

B1 B2 B3 B4 B5 B6 B7 B8 IO mA IOmA EO EO
Full Scale 1 1 1 1 1 1 1 1 1.992 0.000 −9.960 0.000
Full Scale−LSB 1 1 1 1 1 1 1 0 1.984 0.008 −9.920 −0.040
Half Scale+LSB 1 0 0 0 0 0 0 1 1.008 0.984 −5.040 −4.920
Half Scale 1 0 0 0 0 0 0 0 1.000 0.992 −5.000 −4.960
Half Scale−LSB 0 1 1 1 1 1 1 1 0.992 1.000 −4.960 −5.000
Zero Scale+LSB 0 0 0 0 0 0 0 1 0.008 1.984 −0.040 −9.920
Zero Scale 0 0 0 0 0 0 0 0 0.000 1.992 0.000 −9.960

Pin numbers represent the PDIP package. The SOIC package pin numbers differ from that of the PDIP package.

Figure 22. Basic Bipolar Output Operation

Table 2. Basic Bipolar Output Operation

B1 B2 B3 B4 B5 B6 B7 B8 EO EO
Pos. Full Scale 1 1 1 1 1 1 1 1 −9.920 +10.000
Pos. Full Scale−LSB 1 1 1 1 1 1 1 0 −9.840 +9.920
Zero Scale+LSB 1 0 0 0 0 0 0 1 −0.080 +0.160
Zero Scale 1 0 0 0 0 0 0 0 0.000 +0.080
Zero Scale−LSB 0 1 1 1 1 1 1 1 +0.080 0.000
Neg. Full Scale+LSB 0 0 0 0 0 0 0 1 +9.920 −9.840
Neg. Full Scale 0 0 0 0 0 0 0 0 +10.000 −9.920

Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 9

Product Folder Links: DAC0800 DAC0802
DAC0800, DAC0802
SNAS538C – JUNE 1999 – REVISED FEBRUARY 2013 www.ti.com

(1) Pin numbers represent the PDIP package. The SOIC package pin numbers differ from that of the PDIP package.
(2) If RL = RL within ±0.05%, output is symmetrical about ground.

Figure 23. Symmetrical Offset Binary Operation

Table 3. Symmetrical Offset Binary Operation

B1 B2 B3 B4 B5 B6 B7 B8 EO
Pos. Full Scale 1 1 1 1 1 1 1 1 +9.960
Pos. Full Scale−LSB 1 1 1 1 1 1 1 0 +9.880
(+)Zero Scale 1 0 0 0 0 0 0 0 +0.040
(−)Zero Scale 0 1 1 1 1 1 1 1 −0.040
Neg. Full Scale+LSB 0 0 0 0 0 0 0 1 −9.880
Neg. Full Scale 0 0 0 0 0 0 0 0 −9.960

(1) Pin numbers represent the PDIP package. The SOIC package pin numbers differ from that of the PDIP package.
(2) For complementary output (operation as negative logic DAC), connect inverting input of op amp to IO (pin 2), connect
IO (pin 4) to ground.

Figure 24. Positive Low Impedance Output Operation

(1) Pin numbers represent the PDIP package. The SOIC package pin numbers differ from that of the PDIP package.
(2) For complementary output (operation as a negative logic DAC) connect non-inverting input of op am to IO (pin 2);
connect IO (pin 4) to ground.

Figure 25. Negative Low Impedance Output Operation

10 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated

Product Folder Links: DAC0800 DAC0802

 DAC0800, DAC0802
www.ti.com SNAS538C – JUNE 1999 – REVISED FEBRUARY 2013

Typical values: RIN=5k,+VIN=10V

Pin numbers represent the PDIP package. The SOIC package pin numbers differ from that of the PDIP package.

Figure 26. Pulsed Reference Operation

VTH = VLC + 1.4V

15V CMOS, HTL, HNIL
VTH = 7.6V
Note. Do not exceed negative logic input range of DAC.

Figure 27. Interfacing with Various Logic Families

(a) IREF ≥ peak negative swing of IIN (b) +VREF must be above peak positive swing of VIN

Pin numbers represent the PDIP package. The SOIC package pin numbers differ from that of the PDIP package.

Figure 28. Accommodating Bipolar References

Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 11

Product Folder Links: DAC0800 DAC0802
DAC0800, DAC0802
SNAS538C – JUNE 1999 – REVISED FEBRUARY 2013 www.ti.com

Pin numbers represent the PDIP package. The SOIC package pin numbers differ from that of the PDIP package.

Figure 29. Settling Time Measurement

(1) For 1 μs conversion time with 8-bit resolution and 7-bit accuracy, an LM361 comparator replaces the LM319 and the
reference current is doubled by reducing R1, R2 and R3 to 2.5 kΩ and R4 to 2 MΩ.
(2) Pin numbers represent the PDIP package. The SOIC package pin numbers differ from that of the PDIP package.

Figure 30. A Complete 2 μs Conversion Time, 8-Bit A/D Converter

12 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated

Product Folder Links: DAC0800 DAC0802

 DAC0800, DAC0802
www.ti.com SNAS538C – JUNE 1999 – REVISED FEBRUARY 2013

REVISION HISTORY

Changes from Revision B (February 2013) to Revision C Page

• Changed layout of National Data Sheet to TI format .......................................................................................................... 12

Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 13

Product Folder Links: DAC0800 DAC0802
 PACKAGE OPTION ADDENDUM

www.ti.com 14-Sep-2018

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)

DAC0800LCM NRND SOIC D 16 48 TBD Call TI Call TI 0 to 70 DAC0800LCM

DAC0800LCM/NOPB ACTIVE SOIC D 16 48 Green (RoHS CU SN Level-1-260C-UNLIM 0 to 70 DAC0800LCM
& no Sb/Br)
DAC0800LCMX NRND SOIC D 16 TBD Call TI Call TI 0 to 70 DAC0800LCM
DAC0800LCMX/NOPB ACTIVE SOIC D 16 2500 Green (RoHS CU SN Level-1-260C-UNLIM 0 to 70 DAC0800LCM
& no Sb/Br)
DAC0800LCN/NOPB ACTIVE PDIP NFG 16 25 Pb-Free SN Level-1-NA-UNLIM 0 to 70 DAC0800LCN
(RoHS) DAC-08EP
DAC0802LCMX NRND SOIC D 16 2500 TBD Call TI Call TI 0 to 70 DAC0802LCM
DAC0802LCMX/NOPB ACTIVE SOIC D 16 2500 Green (RoHS CU SN Level-1-260C-UNLIM 0 to 70 DAC0802LCM
& no Sb/Br)

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 14-Sep-2018

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 15-Sep-2018

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
DAC0800LCMX/NOPB SOIC D 16 2500 330.0 16.4 6.5 10.3 2.3 8.0 16.0 Q1
DAC0802LCMX SOIC D 16 2500 330.0 16.4 6.5 10.3 2.3 8.0 16.0 Q1
DAC0802LCMX/NOPB SOIC D 16 2500 330.0 16.4 6.5 10.3 2.3 8.0 16.0 Q1

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 15-Sep-2018

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
DAC0800LCMX/NOPB SOIC D 16 2500 367.0 367.0 35.0
DAC0802LCMX SOIC D 16 2500 367.0 367.0 35.0
DAC0802LCMX/NOPB SOIC D 16 2500 367.0 367.0 35.0

Pack Materials-Page 2
 MECHANICAL DATA
N0016E
NFG0016E

N16E (Rev G)

www.ti.com
 IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated