High-Bandwidth Arbitrary-Waveform Generator Reference Design: DC or AC Coupled, High-Voltage Output
High-Bandwidth Arbitrary-Waveform Generator Reference Design: DC or AC Coupled, High-Voltage Output
High-Bandwidth Arbitrary-Waveform Generator Reference Design: DC or AC Coupled, High-Voltage Output
Description Features
The TIDA-00684 reference design utilizes the • Wideband (500 MHz), DC-Coupled Active
DAC38J84 to implement an active amplifier interface Interface, Capable of 5-VP-P signal swing
with a digital-to-analog converter (DAC) to • 50-MHz Pass-Band Channel Capable of 26-VP-P
demonstrate an arbitrary-waveform-generator front- Signal Swing
end function. The DAC38J84 is a quad-channel DAC
with 16-bits of resolution and a maximum update rate • Wideband (1.0 GHz), DC-Coupled Signal Path
of 2.5-GSPS. The arbitrary signal generator can be • All Channels Optimized for Driving 50-Ω
used in applications such as test and measurement Impedance Loads
equipment, communications test equipment, direct • Available Onboard Clocking With Option for
digital synthesis (DDS), and variable-clock arbitrary External Clocking
waveform generators.
Applications
Resources
• Arbitrary Waveform Generator
TIDA-00684 Design Folder • Test and Measurement
DAC38J84 Product Folder
• Communication Test Equipment
THS3217 Product Folder
THS3091 Product Folder
THS3095 Product Folder
LMH5401 Product Folder
TSW3080 EVM
Filter
THS3217
THS3091
Filter THS3217
THS3091
Transformer
T1
DAC38J84 Filter
LMH5401
An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other
important disclaimers and information.
1 System Overview
In the TIDA-00684 reference design, a quad-channel TSW3080 evaluation module (EVM) has been developed to
show how to use an active amplifier interface with the DAC38J84 device to demonstrate an arbitrary-waveform-
generator front end. The DAC38J84 device provides four DAC channels with 16 bits of resolution with a
maximum update rate of 2.5 GSPS. The THS3217 device provides a wideband differential-to-single-ended
output. The THS3095 device provides a high-dynamic range output of up to 26 VP-P. The LMH5401 device
provides a very wideband differential output. All of these paths provide a DC-coupled interface with the ability to
drive 50 Ω at a high-performance level. The design also includes a reference transformer path for comparison
purposes.
TSW3080 EVM
Filter
THS3217
THS3091
Filter THS3217
THS3091
Transformer
T1
DAC38J84 Filter
LMH5401
1.4.1 DAC38J84
DAC38J84 is a member of the low-power, quad-channel,1.6/2.5/2.8-GSPS DAC family with a JESD204B
data input interface. The JESD2014B interface allows Subclass 1 SYSREF-based deterministic latency
and full synchronization of multiple devices. The device includes features that simplify the design of
complex transmit architectures. The DAC offers a 2×- to 16×-interpolation option, which can also be
bypassed. The DAC is equipped with an on-chip, 48-bit numerically controlled oscillator (NCO) and
independent complex mixers allow flexible and accurate signal placement. The high-performance, low-
jitter phase-locked loop (PLL) simplifies clocking of the device without significant impact on the dynamic
range. The DAC is also capable of quadrature modulator correction (QMC) and group delay corrections
(QDC) to enable complete IQ compensation of gain, offset, phase, and group delay between channels in
direct up-conversion applications.
1.5 LMH5401
The LMH5401 is a very high-performance, differential amplifier optimized for radio frequency (RF),
intermediate frequency (IF), or high-speed, DC-coupled, time-domain applications. The device is ideal for
DC- or AC-coupled applications. The LMH5401 generates very low levels of second- and third-order
distortion when operating in single-ended-to-differential or differential-to-differential (DE-DE) mode. The
amplifier is optimized for use in both SE-DE and DE-DE systems. The device has an unprecedented
usable bandwidth from DC to 2 GHz. The LMH5401 device can be used for SE-DE conversions in the
signal chain without external baluns in a wide range of applications such as test and measurement and
broadband communications.
1.6 THS3217
The THS3217 device combines the key signal-chain components required to interface with a
complementary-current output DAC. The flexibility provided by this two-stage amplifier system delivers the
low-distortion, DC-coupled, differential to single-ended signal processing required by a wide range of
systems. The input stage buffers the DAC resistive termination and converts the signal from differential to
single-ended with a fixed gain of 2 V/V. The differential to single-ended output is available externally for
direct use and can also be connected through an RLC filter or attenuator to the input of an internal output
power stage (OPS). The wideband, current-feedback, output power stage externally provides all the pins
for flexible gain setting.
1.7 THS3091
The THS309x is a member of the high-voltage, low-distortion, high-speed, current-feedback family of
amplifiers that have been designed to operate over a wide supply range of ±5 V to ±15 V for applications
requiring large, linear output signals such as power input drivers , power field-effect transistor (FET)
drivers, and very-high-bit-rate digital subscriber line (VDSL) drivers. In addition, to the high slew rate of
7300 V/µs, the wide supply range combined with a total harmonic distortion as low as –69 dBc at 10 MHz
makes the THS309x ideally suited for high-voltage arbitrary waveform driver applications. The ability to
handle large voltage swings driving into high-resistance and high-capacitance loads while maintaining
good settling time performance makes the device ideal for power FET driver applications.
VREF
THS3217 162 Ÿ
100 Ÿ
50 Ÿ
x1 Output Power
D2S Stage (OPS)
25 Ÿ SPDT 249 Ÿ
Stage
DAC + Switch
Input + 50 Ÿ
Complementary Vi
Buffers
Output Current ± ±
250 Ÿ 500 Ÿ Vo = 5 Vi
25 Ÿ 50 Ÿ
x1 Line
RLC Filter
The preceding Figure 3 shows the simulation circuit diagram generated using TINA-TITM software. Figure 4
and Figure 5 show the simulated frequency response for THS3217 with an external 200-MHz low-pass
RLC filter and with an internal path (without the RLC low-pass filter), respectively. Channel 1 is capable of
500 MHz of bandwidth; however, this design uses a 200-MHz low-pass RLC filter. The bandwidth of
channel 1 is easy to adjust through simple bill of material (BOM) modifications to the external RLC low-
pass filter circuit.
25
0
Magnitude (dB)
-25
-50
50
-100
Phase (Degrees)
-250
-400
-550
100 1k 10k 100k 1M 10M 100M 1G
Frequency
Figure 4. Frequency Response for THS3217 Using External Path With 200-MHz Low-Pass RLC Filter
12
9
Magnitude (dB)
-3
-6
50
0
Phase (Degrees)
-50
-100
-150
-200
-250
-300
100 1k 10k 100k 1M 10M 100M 1G
Frequency
Figure 5. Frequency Response for THS3217 Using Internal Path (Without 200-MHz Low-Pass RLC Filter)
Figure 6 and Figure 7 show the simulated pulse response for THS3217 (Channel 1) with an external RLC
low-pass path and with an internal path, respectively.
2 2
1 1
Voltage (V)
Voltage (V)
0 0
-1 -1
-2 -2
0 10 20 30 40 50 60 70 80 90 100 0 25 50 75 100
Time (ns) D005
Time (ns) D006
Figure 6. Simulated Pulse Response for THS3217 With Figure 7. Simulated Pulse Response for THS3217 With
External 200-MHz Low-Pass RLC Filter Internal Path (Without 200-MHz Low-Pass RLC Filter)
VREF
THS3217 162 Ÿ
100 Ÿ
50 Ÿ
x1 Output Power
D2S Stage (OPS)
25 Ÿ SPDT 249 Ÿ
DAC Stage
+ Switch
Complementar Input + 50 Ÿ
Vi
y Output Buffers
± ±
Current Vo = 5 Vi
25 Ÿ 250 Ÿ 500 Ÿ 50 Ÿ
x1 Line
RLC
Filter
+ THS3091
± VOUT
+ THS3091
+ THS3091
Copyright © 2016, Texas Instruments Incorporated
Figure 10 shows the simulated frequency response using an external, 100-MHz, low-pass RLC filter path
along with the 50-MHz low-pass filter after the THS3217 amplifier stage. Figure 11 shows the simulated
frequency response using the internal path (without the RLC filter) for the THS3217 device along with a
50-MHz low-pass filter after the THS3217 amplifier stage.
30
0
Magnitude (dB)
-30
-60
-90
-120
-150
200
0
Phase (Degrees)
-200
-400
-600
-800
-1000
100 1k 10k 100k 1M 10M 100M 1G
Frequency
Figure 10. Channel 2 Simulated Frequency Response With External RLC Low-Pass Filter Path Using
THS3217 and THS3091
20
0
Magnitude (dB)
-20
-40
-60
-80
-100
200
0
Phase (Degrees)
-200
-400
-600
-800
100 1k 10k 100k 1M 10M 100M 1G
Frequency
Figure 11. Channel 2 Simulated Frequency Response With Internal Path Using THS3217 and THS3091
Figure 12 and Figure 13 show the simulated pulse response for Channel 2 with an external RLC low-pass
filter and using the internal path for the THS3217 amplifier stage, respectively.
6 6
4 4
2 2
Voltage (V)
Voltage (V)
0 0
-2 -2
-4 -4
-6 -6
0 50 100 150 200 0 50 100 150 200
Time (s) D015
Time (ns) D016
Figure 12. Channel 2 Simulated Pulse Response With Figure 13. Channel 2 Simulated Pulse Response With
External RLC Low-Pass Filter Path Internal Path
Figure 14. Circuit Diagram for Fully Differential DAC38J84 and LMH5401 Path
Figure 15 shows the simulated frequency response and Figure 27 shows the measured frequency
response.
TSW3080 2xTHS309x
Filter
THS3217
Filter
THS3217
TSW14J56 Filter
FPGA
DAC38J84 LMH5401
HSDC pro T1
3.1.1 Software
4.1 Channel 1
The performance of channel 1 is verified by measuring the frequency response, impulse response, and
harmonic distortion
Figure 18 and Figure 19 show the measured frequency response and pulse response for both with an
external RLC filter path and without an RLC filter( internal path).
0
External Path
-10 Internal Path
-20
-30
-40
-50
-60
-70
10 60 110 160 210 260 310 360
D007
Figure 18. Frequency Response of DAC38J84 and THS3217 Measured on TSW3080 EVM
1.5
1.0
0.5
0.0
-0.5
-1.0
Figure 19. Pulse Response of DAC38J84 and THS3217 Measured on TSW3080 EVM
Figure 20 and Figure 21 show the measured HD2 and HD3 performance of the DAC38J84 and THS3217
for both an external RLC filter and with an internal path, respectively.
-40 -40
External Path External Path
Internal Path Internal Path
-50 -50
Distortion (dBc)
Distortion (dBc)
-60 -60
-70 -70
-80 -80
-90 -90
10 15 20 25 30 35 40 45 50 10 15 20 25 30 35 40 45 50
Frequency (mHZ) D009
Frequency (mHz) D010
Figure 20. HD2 Performance of DAC38J84 and THS3217 Figure 21. HD3 Performance of DAC38J84 and THS3217
Circuit Circuit
4.2 Channel 2
Figure 22 and Figure 23 show the measured frequency and measured pulse response for channel 2.
0
Internal Path (dBm)
External Path (dBm)
-10
-20
-30
-40
-50
0 5E+7 1E+8 1.5E+8
D017
15
10
-5
Internal Path
-10 External Path
-15
150 170 190 210 230 250 270 290 310 330 350
Time (ns) D018
Figure 24 shows the measured HD2 performance and Figure 25 shows the measured HD3 performance.
-40 -40
-50 -50
Distortion (dBc)
Distortion (dBc)
-60 -60
-70 -70
-80 -80
External Path External Path
Internal Path Internal Path
-90 -90
0 5 10 15 20 25 0 5 10 15 20 25
Frequency (mHz) D019
Frequency (mHz) D020
Figure 24. Measured HD2 Performance of DAC38J84, Figure 25. Measured HD3 Performance of DAC38J84,
THS3217, and THS3091 THS3217, and THS3091
4.3 Channel 3
The performance of channel 3 is limited by the frequency response of the transformer. Figure 26 shows
the measured frequency response of the DAC38J84 device and transformer path.
4.4 Channel 4
Figure 27 shows the measured frequency response for channel 4. Channel 4 is DC-coupled with an
LMH5401 device to provide a differential-input and differential-out wideband path.
4.5 Results
The high-performance DAC38J84 can be combined with various high-performance amplifiers to provide a
reference design for arbitrary waveform generation. This design shows several amplifier circuits that meet
various signal chain requirements. The THS3217 path provides a wideband, DC-coupled, differential-to-
single-ended output capable of driving a 50-Ω load with greater than 5-VP-P swing. If more dynamic range
is required, the THS3091 can be cascaded after the THS3217 to provide greater than a 25-VP-P swing with
up to a 50-MHz bandwidth. For applications requiring very wideband frequency response and differential
outputs, the LMH5401 path may be used. For application requiring an even higher sampling rate, the 2.8-
GSPS DAC39J84 device can be used.
5 Design Files
5.1 Schematics
To download the schematics, see the design files at TIDA-00684.
6 Terminology
DE-DE— Differential-to-differential
DDS— Direct digital synthesis
FDA— Fully-differential amplifier
FET— Field-effect transistor
OPS— Output power stage
SE-DE— Single-ended-to-differential
VDSL— Very-high-bit-rate digital subscriber line
7 Related Documentation
1. Texas Instruments, DAC3XJ8XEVM, DAC3XJ8XEVM User's Guide (SLAU547)
7.1 Trademarks
All trademarks are the property of their respective owners.
Texas Instruments Incorporated (‘TI”) reference designs are solely intended to assist designers (“Designer(s)”) who are developing systems
that incorporate TI products. TI has not conducted any testing other than that specifically described in the published documentation for a
particular reference design.
TI’s provision of reference designs and any other technical, applications or design advice, quality characterization, reliability data or other
information or services does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and
no additional obligations or liabilities arise from TI providing such reference designs or other items.
TI reserves the right to make corrections, enhancements, improvements and other changes to its reference designs and other items.
Designer understands and agrees that Designer remains responsible for using its independent analysis, evaluation and judgment in
designing Designer’s systems and products, and has full and exclusive responsibility to assure the safety of its products and compliance of
its products (and of all TI products used in or for such Designer’s products) with all applicable regulations, laws and other applicable
requirements. Designer represents that, with respect to its applications, it has all the necessary expertise to create and implement
safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the
likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any systems
that include TI products, Designer will thoroughly test such systems and the functionality of such TI products as used in such systems.
Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special
contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause
serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such
equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and
equivalent classifications outside the U.S.
Designers are authorized to use, copy and modify any individual TI reference design only in connection with the development of end
products that include the TI product(s) identified in that reference design. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY
ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR
INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right,
copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or
services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products
or services, or a warranty or endorsement thereof. Use of the reference design or other items described above may require a license from a
third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual
property of TI.
TI REFERENCE DESIGNS AND OTHER ITEMS DESCRIBED ABOVE ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS
ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING THE REFERENCE DESIGNS OR USE OF
THE REFERENCE DESIGNS, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE
WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-
INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNERS AGAINST ANY CLAIM, INCLUDING BUT NOT
LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS AS
DESCRIBED IN A TI REFERENCE DESIGN OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT,
SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH
OR ARISING OUT OF THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, AND REGARDLESS OF WHETHER TI
HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
TI’s standard terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products. Additional terms may apply to the use or sale of other types of TI products and services.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-
compliance with the terms and provisions of this Notice.IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated