Hdlx-2416 Series: Data Sheet

Download as pdf or txt
Download as pdf or txt
You are on page 1of 17

HDLx-2416 Series

Four Character 5.0 mm (0.2 inch) Smart 5×7


Alphanumeric Displays

Data Sheet

Description Features
These are 5.0 mm (0.2 inch) four character 5 × 7 dot matrix  Enhanced drop-in replacement to HPDL-2416
displays driven by an on-board CMOS IC. These displays are pin  Smart alphanumeric display
for pin compatible with the HPDL-2416. The IC stores and  Built-in RAM, ASCII decoder, and LED drive circuitry
decodes 7-bit ASCII data and displays it using a 5 × 7 font.
 CMOS IC for low power consumption
Multiplexing circuitry, and drivers are also part of the IC. The IC
has fast setup and hold times that makes it easy to interface to  Software controlled dimming levels and blank
a microprocessor.  128 ASCII character set
 End-stackable
Absolute Maximum Ratings  Categorized for luminous intensity; Yellow and Green
categorized for color
–0.5 V to 7.0 V  Low power and sunlight viewable AlInGaP versions
Supply Voltage, VDD to Grounda
 Wide operating temperature range, –40 °C to +85 °C
Input Voltage, Any Pin to Ground –0.5 V to VDD
 Excellent ESD protection
+0.5 V
 Wide viewing angle (50° typ.)
Free Air Operating Temperature Range, TA –40 °C to +85 °C
ESD WARNING: Standard CMOS handling precautions should be
Storage Temperature, TS –40 °C to 100 °C
observed with the HDLX-2416.
CMOS IC Junction Temperature, TJ (IC) +150 °C
Relative Humidity (non-condensing) at 65°C 85%
Soldering Temperature [1.59 mm (0.063 in.)
Below Body]
Solder Dipping 260°C for 5 secs
Wave Soldering 250°C for 3 secs
ESD Protection, R = 1.5 k, C = 100 pF VZ = 2 kV (each
pin)
a. Maximum Voltage with no LEDs illuminated.

Avago Technologies
-1-
HDLx-2416 Series Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric DisplaysDevices
Data Sheet

Devices
Deep Red High Efficiency Red Orange Yellow Green
HDLS-2416 HDLO-2416 HDLA-2416 HDLY-2416 HDLG-2416
HDLU-2416 HDLO-2416-DE000 HDLG-2416-FG000

The address and data inputs can be directly connected to the The difference between the sunlight viewable HDLS-2416 and
microprocessor address and data buses. the low power HDLU-2416 occurs at power-on or at the default
brightness level. Following power up, the HDLS-2416 operates
The HDLX-2416 has several enhancements over the
at the 100% brightness level, while the HDLU-2416 operates at
HPDL-2416. These features include an expanded character set,
the 27% brightness level. Power on sets the internal brightness
internal 8 level dimming control, external dimming capability,
control (bits 3–5) in the control register to binary code (000).
and individual digit blanking. Finally, the extended functions
For the HDLS-2416 binary code (000) corresponds to a 100%
can be disabled which allows the HDLX-2416 to operate
brightness level, and for the HDLU-2416 binary code (000)
exactly like an HPDL-2416 by disabling all of the enhancements
corresponds to a 27% brightness level. The other seven
except the expanded character set.
brightness levels are identical for both parts.

Avago Technologies
-2-
HDLx-2416 Series Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric DisplaysPackage Dimensions
Data Sheet

Package Dimensions
25.15 0.38 REF.
(0.990) (0.015)
3.05
(0.120) 0.25 ± 0.13 TYP.
6.35 TYP.
(0.010 ± 0.005)
(0.250)

10.03
(0.395)

5.08 10.16 REF. 15.24


(0.200) (0.400) (0.600)
20.07
(0.790)

IMAGE PLANE
PIN 1 IDENTIFIER 1.52 REF.
3.43 2.41
(0.135) (0.060) (0.095)
TYP.

PART NUMBER DATE CODE (YEAR, WEEK)

LUMINOUS INTENSITY

COLOR BIN (3)


6.60
(0.260) HDLX-2416 YYWW X Z

4.06
(0.160) REF.
NOTES:
1. UNLESS OTHERWISE SPECIFIED, THE TOLERANCE
0.51 ± 0.13 TYP. ON ALL DIMENSIONS IS 0.254 mm ( 0.010).
(0.020 ± 0.005)
2.41 2.54 TYP. 2. ALL DIMENSIONS ARE IN MILLIMETERS (INCHES).
(0.095) (0.100) 3. FOR YELLOW AND GREEN DISPLAYS ONLY.

Avago Technologies
-3-
HDLx-2416 Series Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric DisplaysPin Numbering and
Data Sheet Location

Pin Numbering and Location

CE1 1 18 BL
CE2 2 17 D4
CLR 3 16 D5
CUE 4 15 D6
CU 5 14 D3
WR 6 13 D2
A1 7 12 D1
A0 8 11 D0
VDD 9 10 GND

Pin No. Function Pin No. Function


1 CE1 Chip Enable 10 GND
2 CE2 Chip Enable 11 D0 Data Input
3 CLR Clear 12 D1 Data Input
4 CUE Cursor Enable 13 D2 Data Input
5 CU Cursor Select 14 D3 Data Input
6 WR Write 15 D6 Data Input
7 A1 Address Input 16 D5 Data Input
8 A0 Address Input 17 D4 Data Input
9 VDD 18 BL Display Blank

Avago Technologies
-4-
HDLx-2416 Series Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric DisplaysCharacter Set
Data Sheet

Character Set
D0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
ASCII D1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
CODE D2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
D3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
D6 D5 D4 HEX 0 1 2 3 4 5 6 7 8 9 A B C D E F

0 0 0 0

0 0 1 1

0 1 0 2

0 1 1 3

1 0 0 4

1 0 1 5

1 1 0 6

1 1 1 7

NOTES: 1 = HIGH LEVEL


0 = LOW LEVEL

Avago Technologies
-5-
HDLx-2416 Series Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric DisplaysRecommended
Data Sheet Operating Conditions

Recommended Operating Conditions


Parameter Symbol Min. Typ. Max. Unit
Supply Voltage VDD 4.5 5.0 5.5 V

Electrical Characteristics over Operating Temperature Range


4.5 < VDD < 5.5 V (unless otherwise specified)

All Devices

25 °Ca
Parameter Symbol Min. Max. Units Test Conditions
Typ. Max.
IDD Blank IDD (blank) 1.0 4.0 mA All Digits Blanked
Input Current II –40 10 μA VIN = 0 V to VDD
VDD = 5.0 V
Input Voltage High VIH 2.0 VDD V
Input Voltage Low VIL GND 0.8 V

a. VDD = 5.0 V.

HDLO/HDLA/HDLY/HDLG-2416

25 °Ca
Parameter Symbol Min. Max. Units Test Conditions
Typ. Max.
IDD 4 digits 20 IDD(#) 110 135 160 mA “#” ON in All Four Locations
Dots/Characterb, c
IDD Cursor All Dots ON @ IDD (CU) 92 110 135 mA Cursor ON in All Four
50% Locations

a. VDD = 5.0 V.
b. Average IDD measured at full brightness. Peak IDD = 28/15 × Average IDD(#).
c. IDD(#) max. = 135 mA for HDLO/HDLA/HDLY/HDLG-2416, 146 mA for HDLS-2416, and 42 mA for HDLU-2416 at default brightness, 150 °C IC junction
temperature and VDD = 5.5 V.

Avago Technologies
-6-
HDLx-2416 Series Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric DisplaysHDLS/HDLU-2416
Data Sheet

HDLS/HDLU-2416

25 °Ca
Part Number Parameter Symbol Max. Units Test Conditions
Typ. Max.
HDLS-2416 IDD 4 digits IDD(#) 125 146 180 mA Four “#” ON in All Four
20 dots/characterb, c Locations
HDLU-2416 34 42 52
HDLS-2416 IDD Cursor all dots ON @ IDD(CU) 105 124 154 mA Four Cursors ON in All
50% Four Locations
HDLU-2416 29 36 45
a. VDD = 5.0 V.
b. Average IDD measured at full brightness. Peak IDD = 28/15 × Average IDD(#).
c. IDD(#) max. = 135 mA for HDLO/HDLA/HDLY/HDLG-2416, 146 mA for HDLS-2416, and 42 mA for HDLU-2416 at default brightness, 150 °C IC junction
temperature and VDD = 5.5 V.

Optical Characteristics at 25 °C (see Note)


VDD = 5.0 V at Full Brightness

NOTE Refers to the initial case temperature of the device immediately prior to the light measurement.

HDLS/HDLU-2416

Part Number Parameter Symbol Min. Typ. Units Test Conditions


HDLS-2416 Average Luminous Intensity per IV 4.0 12.7 mcd ‘’*’’ Illuminated in All Four Digits,
Digit, Character Average 19 Dots ON per Digit
HDLU-2416 1.2 3.1 mcd
All Peak Wavelength PEAK 645 nm

Dominant Wavelengtha d 637 nm

a. Dominant wavelength, d, derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device.

HDLO-2416

Parameter Symbol Min. Typ. Units Test Conditions


Average Luminous Intensity per Digit, IV 1.2 3.5 mcd ‘’*’’ Illuminated in All Four Digits.
Character Average 19 Dots ON
Peak Wavelength PEAK 635 nm

Dominant Wavelengtha d 626 nm

a. Dominant wavelength, d, derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device.

Avago Technologies
-7-
HDLx-2416 Series Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric DisplaysOptical Characteristics
Data Sheet at 25 °C (see Note)

HDLA-2416

Parameter Symbol Min. Typ. Units Test Conditions


Average Luminous Intensity per Digit, IV 1.2 3.5 mcd ‘’*’’ Illuminated in All Four Digits.
Character Average 19 Dots ON
Peak Wavelength PEAK 600 nm

Dominant Wavelengtha d 602 nm

a. Dominant wavelength, d, derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device.

HDLY-2416

Parameter Symbol Min. Typ. Units Test Conditions


Average Luminous Intensity per Digit, IV 1.2 3.75 mcd ‘’*’’ Illuminated in All Four Digits.
Character Average 19 Dots ON
Peak Wavelength PEAK 583 nm

Dominant Wavelengtha d 585 nm

a. Dominant wavelength, d, derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device.

HDLG-2416

Parameter Symbol Min. Typ. Units Test Conditions


Average Luminous Intensity per Digit, IV 1.2 5.6 mcd ‘’*’’ Illuminated in All Four Digits.
Character Average 19 Dots ON
Peak Wavelength PEAK 568 nm

Dominant Wavelengtha d 574 nm

a. Dominant wavelength, d, derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device.

Avago Technologies
-8-
HDLx-2416 Series Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric DisplaysAC Timing
Data Sheet Characteristics over Operating Temperature Range at VDD = 4.5 V

AC Timing Characteristics over Operating Temperature Range at VDD = 4.5 V

Parameter Symbol Min Units


Address Setup tAS 10 ns
Address Hold tAH 40 ns
Data Setup tDS 50 ns
Data Hold tDH 40 ns
Chip Enable Setup tCES 0 ns
Chip Enable Hold tCEH 0 ns
Write Time tW 75 ns
Clear tCLR 10 μs
Clear Disable tCLRD 1 μs

Timing Diagram
CE1 2.0 V
CE2 0.8 V
tCES tCEH

2.0 V
A0 – A1, CU
0.8 V

tAS tAH

WR 2.0 V
0.8 V

tW

2.0 V
D0 – D6
0.8 V

tDS tDH

tCLR tCLRD

2.0 V
CLR
0.8 V

Avago Technologies
-9-
HDLx-2416 Series Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric DisplaysEnlarged Character
Data Sheet Font

Enlarged Character Font


3.43 (0.135)
0.80 (0.031)
TYP.

5.08
(0.200)

0.25 (0.010)
TYP.

0.80 (0.031)
TYP.

NOTE
1. Unless otherwise specified, the tolerance on all dimensions is ± 0.254 mm (0.010 inch).
2. Dimensions are in mm (inches).

Electrical Description

Pin Function Description

Chip Enable (CE1 and CE2, pins 1 and 2) CE1 and CE2 must be a logic 0 to write to the display.

Clear (CLR, pin 3) When CLR is a logic 0 the ASCII RAM is reset to 20hex (space) and the Control Register/Attribute
RAM is reset to 00hex.

Cursor Enable (CUE pin 4) CUE determines whether the IC displays the ASCII or the Cursor memory. (1 = Cursor, 0 = ASCII).

Cursor Select (CU, pin 5) CU determines whether data is stored in the ASCII RAM or the Attribute RAM/Control Register. (1
= ASCII, 0 = Attribute RAM/Control Register).

Write (WR, pin 6) WR must be a logic 0 to store data in the display.

Address Inputs (A1 and A0, Pins 8 and 7) A0–A1 selects a specific location in the display memory.
Address 00 accesses the far right display location.
Address 11 accesses the far left location.

Data Inputs (D0–D6, Pins 11-17) D0–D6 are used to specify the input data for the display.

VDD (pin 9) VDD is the positive power supply input.

GND (pin 10) GND is the display ground.

Blanking Input (BL, pin 18) BL is used to flash the display, blank the display or to dim the display.

Avago Technologies
- 10 -
HDLx-2416 Series Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric DisplaysDisplay Internal Block
Data Sheet Diagram

Display Internal Block Diagram For each display digit location, two bits are stored in the
Attribute RAM. One bit is used to enable a cursor character at
Figure 1 shows the HDLX-2416 display internal block diagram. each digit location. A second bit is used to individually disable
The CMOS IC consists of a 4 × 7 Character RAM, a 2 × 4 Attribute the blanking features at each digit location.
RAM, a 5 bit Control Register, a 128 character ASCII decoder
and the refresh circuitry necessary to synchronize the decoding The display is blanked and dimmed through an internal
and driving of four 5 × 7 dot matrix displays. blanking input on the row drivers. Logic within the IC allows
the user to dim the display either through the BL input or
Four 7 bit ASCII words are stored in the Character RAM. The IC through the brightness control in the control register. Similarly
reads the ASCII data and decodes it via the 128 character ASCII the display can be blanked through the BL input, the Master
decoder. The ASCII decoder includes the 64 character set of the Blank in the Control Register, or the Digit Blank Disable in the
HPDL-2416, 32 lower case ASCII symbols, and 32 foreign Attribute RAM.
language symbols.
A 5 bit word is stored in the Control Register. Three fields within
the Control Register provide an 8 level brightness control,
master blank, and extended functions disable.

Avago Technologies
- 11 -
HDLx-2416 Series Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric DisplaysDisplay Internal Block
Data Sheet Diagram

Figure 1 Internal Block Diagram

CHARACTER/CURSOR
CHARACTER RAM ASCII DECODER MULTIPLEXER

2 WRITE DATA 7 CHARACTER


A0 – A1
ADDRESS OUT SELECT
COLUMN 5
7 DATA IN 0
CE1 D0 – D6 DATA
CE2 CHARACTER/
WRITE CURSOR
WR
(4 x 7) MULTIPLEXER
CU
2 READ 3 ROW CURSOR 5
ADDRESS SELECT 1
CHARACTER
CLR SELECT

CLR

ATTRIBUTE RAM
CUE
D0 DIGIT CURSOR DCn

D1 DIGIT BLANK
DISABLE

A0 – A1 WRITE ADDRESS

(2 x 4)
WRITE

2
READ ADDRESS
CLR

CLR
COLUMN
DRIVERS
BL
CONTROL REGISTER ROW
MB DRIVERS
D2 MASTER
BLANK EFD ROW
SELECT DISPLAY
DBDn
BLANK
3 BRIGHTNESS EFD
D3 – D5 LEVELS EFD

EXTENDED
D6 FUNCTIONS
DISPLAY
CE1
1x5
CE2 3
WRITE
WR
CU CLR

CLR
3
DIGITAL
DUTY
CONTROL

4 (LSBs)

OSC + 32 +7

2 (MSBs)

Avago Technologies
- 12 -
HDLx-2416 Series Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric DisplaysDisplay Clear
Data Sheet

Display Clear Cursor


Data stored in the Character RAM, Control Register, and When cursor enable (CUE) is a logic 1, a cursor will be displayed
Attribute RAM will be cleared if the clear (CLR) is held low for a in all digit locations where a logic 1 has been stored in the Digit
minimum of 10 μs. Note that the display will be cleared Cursor memory in the Attribute RAM. The cursor consists of all
regardless of the state of the chip enables (CE1, CE2). After the 35 dots ON at half brightness. A flashing cursor can be
display is cleared, the ASCII code for a space (20hex) is loaded displayed by pulsing CUE. When CUE is a logic 0, the ASCII data
into all character RAM locations and 00hex is loaded into all stored in the Character RAM will be displayed regardless of the
Attribute RAM/Control Register memory locations. Digit Cursor bits.

Data Entry Blanking


Figure 2 shows a truth table for the HDLX-2416 display. Setting Blanking of the display is controlled through the BL input, the
the chip enables (CE1, CE2) to logic 0 and the cursor select (CU) Control Register and Attribute RAM. The user can achieve a
to logic 1 will enable ASCII data loading. When cursor select variety of functions by using these controls in different
(CU) is set to logic 0, data will be loaded into the Control combinations, such as full hardware display blank, software
Register and Attribute RAM. Address inputs A0–A1 are used to blank, blanking of individual characters, and synchronized
select the digit location in the display. Data inputs D0–D6 are flashing of individual characters or entire display (by strobing
used to load information into the display. Data will be latched the blank input). All of these blanking modes affect only the
into the display on the rising edge of the WR signal. D0–D6, output drivers, maintaining the contents and write capability
A0–A1, CE1, CE2, and CU must be held stable during the write of the internal RAMs and Control Register, so that normal
cycle to ensure that correct data is stored into the display. Data loading of RAMs and Control Register can take place even with
can be loaded into the display in any order. Note that when A0 the display blanked.
and A1 are logic 0, data is stored in the right most display
location.

Avago Technologies
- 13 -
HDLx-2416 Series Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric DisplaysBlanking
Data Sheet

Figure 2 Display Truth Table

Avago Technologies
- 14 -
HDLx-2416 Series Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric DisplaysDimming
Data Sheet

Table 1 shows how the Extended Function Disable (bit D6 of Dimming


the Control Register), Master Blank (bit D2 of the Control
Register), Digit Blank Disable (bit D1 of the Attribute RAM), and Dimming of the display is controlled through either the BL
BL input can be used to blank the display. input or the Control Register. A pulse width modulated signal
can be applied to the BL input to dim the display. A three bit
When the Extended Function Disable is a logic 1, the display word in the Control Register generates an internal pulse width
can be blanked only with the BL input. When the Extended modulated signal to dim the display. The internal dimming
Function Disable is a logic 0, the display can be blanked feature is enabled only if the Extended Function Disable is a
through the BL input, the Master Blank, and the Digit Blank logic 0.
Disable. The entire display will be blanked if either the BL input
is logic 0 or the Master Blank is logic 1, providing all Digit Blank Bits 3–5 in the Control Register provide internal brightness
Disable bits are logic 0. Those digits with Digit Blank Disable control. These bits are interpreted as a three bit binary code,
bits a logic 1 will ignore both blank signals and remain ON. The with code (000) corresponding to the maximum brightness
Digit Blank Disable bits allow individual characters to be and code (111) to the minimum brightness. In addition to
blanked or flashed in synchronization with the BL input. varying the display brightness, bits 3–5 also vary the average
value of IDD. IDD can be specified at any brightness level as
Table 1 Display Blanking Truth Table shown in Table 2.
EFD MB DBDn BL
0 0 0 0 Display Blanked by BL
0 0X 1 Display ON
0 X 1 0 Display blanked by PL. Individual
characters "ON" based on "1" being
stored in DBDn
0 1 0 X Display Blanked by MB
0 1 1 1 Display Blanked by MB. Individual
characters "ON" based on "1" being
stored in DBDn
1 X X 0 Display Blanked by BL
1 X X 1 Display ON

Table 2 Current Requirements at Different Brightness Levels


Symbol D5 D4 D3 Brightness 25 °C Typ. 25 °C Max. Max. over Temp. Units
IDD(#) 0 0 0 100% 110 130 160 mA
0 0 1 60% 66 79 98 mA
0 1 0 40% 45 53 66 mA
0 1 1 27% 30 37 46 mA
1 0 0 17% 20 24 31 mA
1 0 1 10% 12 15 20 mA
1 1 0 7% 9 11 15 mA
1 1 1 3% 4 6 9 mA

Avago Technologies
- 15 -
HDLx-2416 Series Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric DisplaysExtended Function
Data Sheet Disable

Figure 3 Intensity Modulation Control using an Astable package. This package construction makes the display highly
Multivibrator (reprinted with permission from Electronics tolerant to temperature cycling and allows wave soldering.
magazine, Sept.19, 1974, VNU Business pub. Inc.)
The inputs to the CMOS IC are protected against static
+ VDD discharge and input current latchup. However, for best results
standard CMOS handling precautions should be used. Prior to
1k
8 4 use, the HDLX-2416 should be stored in anti-static tubes or
7 3 conductive material. During assembly a grounded conductive
BL
(PIN 18) work area should be used, and assembly personnel should
10 kHz wear conductive wrist straps. Lab coats made of synthetic
1k
1N914
OUTPUT material should be avoided since they are prone to static
555
charge build-up.
Input current latchup is caused when the CMOS inputs are
6 subjected either to a voltage below ground (Vin < ground) or
to a voltage higher than VDD (Vin> VDD) and when a high
250 k
LOG
2 1 current is forced into the input. To prevent input current
latchup and ESD damage, unused inputs should be connected
400 pF
either to ground or to VDD. Voltages should not be applied to
the inputs until VDD has been applied to the display. Transient
input voltages should be eliminated.

Figure 3 shows a circuit designed to dim the display from 98% Soldering and Post Solder Cleaning
to 2% by pulse width modulating the BL input. A logarithmic or Instructions for the HDLX-2416
a linear potentiometer may be used to adjust the display
The HDLX-2416 may be hand soldered or wave soldered with
intensity. However, a logarithmic potentiometer matches the
SN63 solder. When hand soldering it is recommended that an
response of the human eye and therefore provides better
electronically temperature controlled and securely grounded
resolution at low intensities. The circuit frequency should be
soldering iron be used. For best results, the iron tip
designed to operate at 10 kHz or higher. Lower frequencies
temperature should be set at 315 °C (600 °F). For wave
may cause the display to flicker.
soldering, a rosin-based RMA flux can be used. The solder wave
temperature should be set at 245 °C ±5 °C (473 °F ±9 °F), and
Extended Function Disable dwell in the wave should be set between 1.5 to 3 seconds for
optimum soldering. The preheat temperature should not
Extended Function Disable (bit D6 of the Control Register) exceed 110 °C (230 °F) as measured on the solder side of the PC
disables the extended blanking and dimming functions in the board.
HDLX-2416. If the Extended Function Disable is a logic 1, the
internal brightness control, Master Blank, and Digit Blank For further information on soldering and post solder cleaning,
Disable bits are ignored. However the BL input and Cursor see Application Note 1027, Soldering LED Components.
control are still active. This allows downward compatibility to
the HPDL-2416.
Contrast Enhancement
The objective of contrast enhancement is to provide good
Mechanical and Electrical Considerations readability in the end user’s ambient lighting conditions. The
The HDLX-2416 is an 18 pin DIP package that can be stacked concept is to employ both luminance and chrominance
horizontally and vertically to create arrays of any size. The contrast techniques. These enhance readability by having the
HDLX-2416 is designed to operate continuously from -40°C to OFF-dots blend into the display background and the ON-dots
+85°C for all possible input conditions. vividly stand out against the same background. For additional
information on contrast enhancement, see Application Note
The HDLX-2416 is assembled by die attaching and wire 1015.
bonding 140 LEDs and a CMOS IC to a high temperature
printed circuit board. A polycarbonate lens is placed over the
PC board creating an air gap environment for the LED wire
bonds. Backfill epoxy environmentally seals the display

Avago Technologies
- 16 -
Intensity Bin Limits for Intensity Bin Limits for Color Bin Limits
HDLS-2416 HDLX-2416
Color Range (nm)
Color Bin
Intensity Range (mcd) Intensity Range (mcd)
Min. Max.
Bin Bin
Min. Max. Min. Max. Yellow 3 581.5 585.0
E 3.97 6.79 A 1.20 1.77 4 584.0 587.5
F 5.55 9.50 B 1.25 2.47 5 586.5 590.0
G 7.78 13.30 C 2.02 3.46 6 589.0 592.5
H 10.88 18.62 D 2.83 4.85 Green 1 576.0 580.0
I 15.24 26.07 E 3.97 6.79 2 573.0 577.0
J 21.33 36.49 F 5.55 9.50 3 570.0 574.0
G 7.78 13.30 4 567.0 571.5
NOTE Test conditions as
specified in Optical NOTE Test conditions as NOTE Test conditions as
Characteristic table. specified in Optical specified in Optical
Characteristic table. Characteristic table.

For product information and a complete list of distributors, please go to our web site:
www.avagotech.com
Avago Technologies and the A logo are trademarks of Avago Technologies in the United
States and other countries. All other brand and product names may be trademarks of their
respective companies.
Data subject to change. Copyright © 2016 Avago Technologies. All Rights Reserved.
AV02-0662EN – March 4, 2016

You might also like