IRF520

N-CHANNEL 100V - 0.
115 - 10A TO-220 LOW GATE CHARGE STripFET II POWER MOSFET

TYPE IRF520
s s s s s s
IRF520
VDSS 100 V
RDS(on) <0.27
ID 10 A
TYPICAL RDS(on) = 0.115 AVALANCHE RUGGED TECHNOLOGY 100% AVALANCHE TESTED LOW GATE CHARGE HIGH CURRENT CAPABILITY 175 oC OPERATING TEMPERATURE
TO-220
3 1 2
DESCRIPTION
This MOSFET series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge. It is therefore suitable as primary switch in advanced high-efficiency, high-frequency isolated DC-DC converters for Telecom and Computer applications. It is also intended for any applications with low gate drive requirements.
INTERNAL SCHEMATIC DIAGRAM
APPLICATIONS s HIGH CURRENT, HIGH SWITCHING SPEED s SOLENOID AND RELAY DRIVERS s REGULATOR s DC-DC & DC-AC CONVERTERS s MOTOR CONTROL, AUDIO AMPLIFIERS s AUTOMOTIVE ENVIRONMENT (INJECTION, ABS, AIR-BAG, LAMPDRIVERS, etc.) ABSOLUTE MAXIMUM RATINGS
Symbol VDS VDGR VGS ID ID IDM() Ptot dv/dt EAS Tj
(1) (2)
Parameter Drain-source Voltage (VGS = 0) Drain-gate Voltage (RGS = 20 k) Gate- source Voltage Drain Current (continuous) at TC = 25C Drain Current (continuous) at TC = 100C Drain Current (pulsed) Total Dissipation at TC = 25C Derating Factor Peak Diode Recovery voltage slope Single Pulse Avalanche Energy Storage Temperature Operating Junction Temperature
Value 100 100 20 10 7 40 60 0.4 20 100 -55 to 175
Unit V V V A A A W W/C V/ns mJ C
Tstg
() Pulse width limited by safe operating area. August 2002

NEW DATASHEET ACCORDING TO PCN DSG/CT/0C23.
(1) ISD 10A, di/dt 300A/s, VDD V(BR)DSS, Tj TJMAX (2) Starting T j = 25 oC, ID = 10A, VDD = 50V
1/8
IRF520
THERMAL DATA
Rthj-case Rthj-amb Tl Thermal Resistance Junction-case Thermal Resistance Junction-ambient Maximum Lead Temperature For Soldering Purpose Max Max 2.5 62.5 300 C/W C/W C
ELECTRICAL CHARACTERISTICS (Tcase = 25 C unless otherwise specified) OFF

Symbol V(BR)DSS IDSS IGSS Parameter Drain-source Breakdown Voltage Zero Gate Voltage Drain Current (VGS = 0) Gate-body Leakage Current (VDS = 0) Test Conditions ID = 250 A, VGS = 0 VDS = Max Rating VDS = Max Rating TC = 100C VGS = 20 V Min. 60 1 10 100 Typ. Max. Unit V A A nA
ON (*)
Symbol VGS(th) RDS(on) Parameter Gate Threshold Voltage Static Drain-source On Resistance Test Conditions VDS = VGS VGS = 10 V ID = 250 A ID = 7 A Min. 2 Typ. 3 0.115 Max. 4 0.27 Unit V
DYNAMIC
Symbol gfs
(*)
Parameter Forward Transconductance Input Capacitance Output Capacitance Reverse Transfer Capacitance
Test Conditions VDS = 15 V ID = 7 A
Min.
Typ. 20 460 70 30
Max.
Unit S pF pF pF
Ciss Coss Crss
VDS = 25V, f = 1 MHz, VGS = 0
2/8
IRF520
ELECTRICAL CHARACTERISTICS (continued) SWITCHING ON
Symbol td(on) tr Qg Qgs Qgd Parameter Turn-on Delay Time Rise Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Test Conditions ID = 7 A VDD = 50 V RG = 4.7 VGS = 10 V (Resistive Load, Figure 3) VDD = 80V ID = 10A VGS= 10V Min. Typ. 16 25 16 4 5 22 Max. Unit ns ns nC nC nC
SWITCHING OFF
Symbol td(off) tf Parameter Turn-off Delay Time Fall Time Test Conditions ID = 7 A VDD = 50 V RG = 4.7, VGS = 10 V (Resistive Load, Figure 3) Min. Typ. 32 8 Max. Unit ns ns
SOURCE DRAIN DIODE

Symbol ISD ISDM () VSD (*) trr Qrr IRRM Parameter Source-drain Current Source-drain Current (pulsed) Forward On Voltage Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current ISD = 10 A VGS = 0 95 230 5 Test Conditions Min. Typ. Max. 10 40 1.5 Unit A A V ns nC A
di/dt = 100A/s ISD = 10 A VDD = 40V Tj = 150C (see test circuit, Figure 5)
(*)Pulsed: Pulse duration = 300 s, duty cycle 1.5 %. ()Pulse width limited by safe operating area.
Safe Operating Area
Thermal Impedance
3/8
IRF520
Output Characteristics Transfer Characteristics
Transconductance
Static Drain-source On Resistance
Gate Charge vs Gate-source Voltage
Capacitance Variations
4/8
IRF520
Normalized Gate Threshold Voltage vs Temperature Normalized on Resistance vs Temperature
Source-drain Diode Forward Characteristics
Normalized Breakdown Voltage vs Temperature
5/8
IRF520
Fig. 1: Unclamped Inductive Load Test Circuit Fig. 2: Unclamped Inductive Waveform
Fig. 3: Switching Times Test Circuits For Resistive Load
Fig. 4: Gate Charge test Circuit
Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times
6/8
IRF520
TO-220 MECHANICAL DATA

DIM. MIN. A C D D1 E F F1 F2 G G1 H2 L2 L4 L5 L6 L7 L9 DIA. 13.0 2.65 15.25 6.2 3.5 3.75 0.49 0.61 1.14 1.14 4.95 2.4 10.0 16.4 14.0 2.95 15.75 6.6 3.93 3.85 0.511 0.104 0.600 0.244 0.137 0.147 4.40 1.23 2.40 1.27 0.70 0.88 1.70 1.70 5.15 2.7 10.40 0.019 0.024 0.044 0.044 0.194 0.094 0.393 0.645 0.551 0.116 0.620 0.260 0.154 0.151 mm TYP. MAX. 4.60 1.32 2.72 MIN. 0.173 0.048 0.094 0.050 0.027 0.034 0.067 0.067 0.203 0.106 0.409 inch TYP. MAX. 0.181 0.051 0.107
D1
L2
F1
G1
Dia. L5 L7 L6 L4
P011C
L9
F2
H2
7/8
IRF520
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is registered trademark of STMicroelectronics 2002 STMicroelectronics - All Rights Reserved All other names are the property of their respective owners. STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. http://www.st.com
8/8

IRF520

Uploaded by

Copyright:

Available Formats

IRF520

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

IRF520

Uploaded by

Copyright:

Available Formats

N-CHANNEL 100V - 0.

115 - 10A TO-220 LOW GATE CHARGE STripFET II POWER MOSFET

INTERNAL SCHEMATIC DIAGRAM

Value 100 100 20 10 7 40 60 0.4 20 100 -55 to 175

Unit V V V A A A W W/C V/ns mJ C

() Pulse width limited by safe operating area. August 2002

ELECTRICAL CHARACTERISTICS (Tcase = 25 C unless otherwise specified) OFF

Test Conditions VDS = 15 V ID = 7 A

Ciss Coss Crss

VDS = 25V, f = 1 MHz, VGS = 0

SOURCE DRAIN DIODE

Safe Operating Area

Static Drain-source On Resistance

Gate Charge vs Gate-source Voltage

Source-drain Diode Forward Characteristics

Normalized Breakdown Voltage vs Temperature

Fig. 3: Switching Times Test Circuits For Resistive Load

Fig. 4: Gate Charge test Circuit

TO-220 MECHANICAL DATA

You might also like