Analog Applications Journal Industrial

How to use isolation to improve ESD, EFT

and surge immunity in industrial systems
By Anant Kamath
Systems Engineer, Isolation, Interface Products
Introduction Voltages and currents during EMC testing:
Industrial equipment is expected to operate reliably in Non‑isolated systems
harsh environments. The cables connecting equipment Reference 1 provides details of the voltage and current
inputs and outputs can pick up voltage and current noise profiles of noise pulses and timing sequences associated
from a variety of disturbances. For example, cables near with the International Electrotechnical Commission (IEC)
motors can pick up high-voltage and high-frequency for ESD, EFT and surge tests. Figure 1 shows a block
­electrical fast transients (EFTs). Lightning strikes diagram of a non-isolated system, and indicates the volt-
(causing surges) can couple inductively to long running ages and currents that are created due to an ESD, EFT or
cables, or couple indirectly through power supplies. surge transient. In a non-isolated system, all circuitry,
Connectors and exposed parts can be subject to electro- including any transient protection devices, connect to
static discharge (ESD) if they come in contact with a protective earth (PE). Modern transient voltage suppres-
human operator during operation or maintenance. sors (TVSs) are the preferred protection components for
Industrial equipment must withstand these disturbances high-speed data transmission because of their low capaci-
and continue to function normally. tance, which enables them to be designed into every node
Achieving good electromagnetic compatibility (EMC) is of a multi-node network without requiring a reduction in
different for isolated systems when compared to non- data rate.
isolated systems. This article discusses how to use isolation With response times of a few picoseconds and power
to improve ESD, EFT and surge immunity. Improvements ratings up to several kilowatts, TVS diodes present the
in performance and reduced system cost are possible most effective protection against ESD, burst EFT and
through careful design. surge transients. Transient protection devices conduct the

Figure 1. Voltage and currents during transient

immunity tests in a non-isolated system

12-V/24-V Power Supply

TVS DC/DC
VEMC_Supply
Converter

V CC = 3.3 V/5 V

V CC
VCC DP

DM

Transceiver,
Host
I/O, AFE, ADC,
Controller
or DAC
I/O1
I/O2
GND
GND TVS
V EMC_I/O

I EMC
PE

Texas Instruments 1 AAJ 3Q 2017

Analog Applications Journal Industrial

large currents induced during transient events to the PE. Voltages and currents during EMC testing:
You must design transient protection such that the volt- Isolated systems
ages on the supply and I/O pins are clamped below the
Figure 2 shows a block diagram of an isolated system, and
maximum voltage ratings of the circuits connected to
indicates the voltages and currents that are created due to
those terminals. For example, a TVS diode that clamps to
an ESD, EFT or surge event. In this example, the trans-
50 V for a 1-kV surge transient can protect transceivers
ceivers and other I/O ports are isolated from the host
and I/O circuits that can tolerate peak voltages up to 50 V.
controller using a digital isolator. The host controller is
You may require additional components, such as ballasting
referenced to PE. The interface side (or hot side) of the
resistors, to help protect the I/O circuitry if the clamping
system, including transient protection devices, is refer-
voltage of the TVS is much higher than the safe operating
enced to a “floating” isolated ground (ISO GND). An
voltage of the transceiver circuits. Reference 1 discusses
isolated DC/DC converter generates the power supply for
protection circuits for non-isolated RS-485 transceivers.
the hot side. Between the ISO GND and the PE is a para-
During a transient event on the transceiver and I/O pins,
sitic capacitor, CISO. CISO is the sum of the isolation/barrier
the transient protection devices clamp to a certain clamp-
capacitances of all of the isolation elements used (isola-
ing voltage, VC. This clamping causes a loss of regular
tors, optocouplers, transformers) and any capacitance
signaling on the communication channel, drowned out by
introduced by the printed circuit board.
the energy of the transient pulse and potentially causing
You can create electrical models of the different tran-
glitches or error pulses in the communication link. The
sient events using the voltage and current profiles defined
error pulses are at least as wide as the transient-noise
in the standards, with the defined output impedances of
pulses (100 ns for ESD and EFT and 100 µs for surge) and
the generators and clamping circuits. The block diagram in
repeat according to the test-repetition patterns. In order
Figure 2 simulates the impact of transient events.
to meet Criterion A (no performance degradation during
the application of noise transients), you must filter out Voltage across the isolation barrier
these error pulses with resistor-capacitor filters, digital During a transient event on the interface pins, the tran-
filters in the host controller, or through error detection sient protection devices turn on with a relatively low
and retransmission. However, these methods reduce the voltage drop across them. This causes the entire open-
throughput of the communication channel, add cost and circuit voltage of the transient pulse to appear across the
put an additional computational load on the host controller. isolation barrier. For example, an 8-kV ESD strike on the

Figure 2. Voltage and currents during transient immunity tests in an isolated system

12-V/24-V Power Supply

TVS Isolated V ISO

VEMC_Supply DC/DC
DC/DC
Converter
Converter

V CC = 3.3 V/5 V

V CC
V CC1 V CC2 V CC DP

DM

Isolation Transceiver,
Host
I/O, AFE, ADC,
Controller
or DAC
I/O1
I/O2
GND1 GND2 GND
GND TVS
VEMC_I/O
CISO

ISO GND I EMC

PE
– V EMC_ISO +

Texas Instruments 2 AAJ 3Q 2017

Analog Applications Journal Industrial

interface pins will cause an 8-kV stress on the isolation Surge pulses are wider and thus more difficult to filter
barrier (between ISO GND and PE). with a reasonable CISO value. At the same time, most isola-
You can reduce the voltage stress across the isolation tion barriers are able to handle the 1-kV to 2-kV surge
barrier by using additional safety certified capacitors levels required for industrial systems, thus needing no
(extra components) across the barrier, increasing the additional filtering.
effective value of CISO. Short-duration ESD and EFT References 2 and 3 discuss the insulation specifications
pulses are easier to filter than a surge. and transient voltage tolerance of TI reinforced isolators.
Simulation results in Figure 3a show the filtering of an
8-kV ESD strike to less than 5 kV, with CISO equal to Current through transient protection devices
100 pF. Figure 3b shows the attenuation of a 4-kV EFT For the isolated system shown in Figure 2, the current
pulse to less than 2 kV, with CISO = 1 nF. loop for a transient event on the interface pin is completed
Only a few signal-isolation technologies available in the through CISO. If you carefully design CISO to be low, it can
market today (Texas Instruments reinforced isolators present significant impedance to the transient event and
included) can handle 8-kV ESD and 4-kV EFT events drastically cut down the peak current through the tran-
across the barrier. The others would need an additional sient protection devices. Slower transients like a surge see
safety certified capacitor to reduce the barrier stress to a higher impedance. As Figure 4 shows, with CISO = 10 pF,
acceptable levels. While the obvious disadvantage of an the peak current through the protection devices in an EFT
extra safety certified capacitor is an increase in system event drops from 20 A in a non-isolated system to 1.8 A in
cost, there are other disadvantages as discussed in the an isolated system—an attenuation of 10x. The current
next section.

Figure 3. Simulation of voltage events across the isolation barrier

9 5
7.5 C ISO = 10 pF
Voltage Across C ISO (kV)
Voltage Across C ISO (kV)

C ISO = 0 pF 4
6 C ISO = 100 pF
C ISO = 100 pF
4.5 3

3 C ISO = 1 nF
2
1.5
1
0
–1.5 0

–3 –1
0 50 100 150 200 0 50 100 150 200
Time (ns) Time (ns)
(a) 8-kV ESD event (b) 4-kV EFT event

Figure 4. Simulation of current through protection devices during 1-kV EFT test

30 3

20 2 C ISO = 10 pF
Current Flow (A)

Current Flow (A)

10 1

0 0
C ISO = 3 pF
–10 –1
0 50 100 150 200
0 20 40 60
Time (ns) Time (ns)

(a) Non-isolated system (b) Isolated system

Texas Instruments 3 AAJ 3Q 2017

Analog Applications Journal Industrial

duration also reduces more than 10x, from 100 ns to less the transient event: roughly 100 ns for an EFT event and
than 10 ns. Similarly, as Figure 5 shows, the peak current 100 µs for a surge event. You must filter out the subse-
through the protection devices in a surge event drops more quent error pulses in the communication channel, result-
than 40x and the duration of the current is 100x smaller. ing in extra cost, latency and reduction in data throughput.
The reduction in amplitude and pulse width reduces the In an isolated system, since the current through transient
peak-current and peak-power requirements on external protection devices lasts for a much smaller duration, the
TVS protection, making them smaller and less costly. The error pulses generated are narrower. As Figure 6 shows,
peak power for surge events reduces from a few kilowatts the common-mode voltage excursions on a 25-Ω common-
to tens of a milliwatt, a very useful reduction. If CISO is low mode impedance transceiver or I/O can last for only 6 ns
enough, and with reasonable on-chip transient protection for an EFT event and 2 µs for a surge event. Such narrow
on the transceivers, you can completely eliminate external error pulses are filtered more easily, and without much
transient protection. impact on throughput. The voltage excursions are
contained to a few volts, which might enable the trans-
Meeting Criterion A for EFT and surge ceiver to function normally without any filtering at all.
As discussed earlier, in a non-isolated system, the signal Thus, isolation can enable systems to meet Criterion A
on the interface pins is drowned for the entire duration of without trading off throughput or latency.

Figure 5. Simulation of current through protection devices during 1-kV surge test

30 300

20 Current Flow (mA) 200 CISO = 100 pF

Current Flow (A)

10 100

0 0
C ISO = 100 pf
CISO = 10 pF
–10 –100
0 25 50 75 100 –1 0 1 2 3 4 5
Time (µs) Time (µs)

(a) Non-isolated system (b) Isolated system

Figure 6. Simulation of voltage developed on an I/O with a 25-Ω common-mode impedance

50 5
CISO = 100 pF
40 CISO = 10 pF 4
I/O Common-Mode Impedance = 25 Ω I/O Common-Mode Impedance = 25 Ω
I/O Voltage (V)

I/O Voltage (V)

30 3

20 2

10 1
CISO = 3 pF
0 0
CISO = 10 pF
–10 –1
0 50 100 150 200 –1 0 1 2 3 4 5
Time (ns)
Time (µs)
(a) 1-kV EFT event (b) 1-kV surge event

Texas Instruments 4 AAJ 3Q 2017

Analog Applications Journal Industrial

Table 1. Reduction of peak current and duration of current pulse through isolation
Non-Isolated System Isolated System with CISO = 10 pF
Duration of Current- Duration of Current-
Common-Mode Pulse/Common-Mode Common-Mode Pulse/Common-Mode
Event Peak Current ­Voltage Excursion1 Excursion Peak Current ­Voltage Excursion1 Excursion
2
EFT: 1 kV 20 A VC 100 ns 1.8 A 44 V 6 ns
Surge: 1 kV 20 A VC2 100 µs 20 mA 0.5 V 2 µs
1
Transceiver with 25-Ω common-mode impedance
2
VC is the clamping voltage of the external transient protection

References
Table 1 summarizes the reduction in current peaks and
duration of peaks through isolation, reducing or eliminat- 1. Thomas Kugelstadt, “Protecting RS-485 Interfaces
ing the need for transient protection. For example, you Against Lethal Electrical Transients,” Texas Instruments
can reduce the peak power during a surge event from application note (SLLA292A), March 2011.
1.2 kW to 10 mW. The reduction in common-mode excur- 2. Anant Kamath and Kannan Soundarapandian, “High-
sions during transient events also enables easier compli- voltage reinforced isolation: Definitions and test meth-
ance with Criterion A. odologies,” Texas Instruments white paper (SLYY063),
November 2014.
Conclusion 3. Sarangan Valavan, “Understanding electromagnetic
The considerations for achieving good EMC performance compliance tests in digital isolators,” Texas Instruments
in isolated systems and non-isolated systems differ. The white paper (SLYY064), November 2014.
open-circuit voltage applied during ESD, EFT and surge
tests can appear as voltage stress across the isolation Related Web sites
barrier. The isolators used in the system must be capable Product information:
of handling these high-voltage fast transients. ISOW7841
The current loop for a transient event on the interface ISO7741
pins in an isolated system is completed through the total ISO1212
isolation barrier capacitance. Through careful design, ISO1211
keeping the value of the isolation-barrier capacitance low, ISO7821LLS
you can present significant impedance to the transient ISO7841
event and drastically cut down the peak current passing
through transient protection devices, thus eliminating the
need for high-power transient protection devices and
reducing system cost. Isolation also reduces the duration
for which the protection devices clamp the I/O pins by an
order of magnitude. This reduces the width of error pulses
in the communication channel during EMC tests, and
enables systems to meet Criterion A much more easily
when compared to non-isolated systems.

Texas Instruments 5 AAJ 3Q 2017

Analog Applications Journal

TI Worldwide Technical Support

TI Support
Thank you for your business. Find the answer to your support need or get in
touch with our support center at
www.ti.com/support
China: http://www.ti.com.cn/guidedsupport/cn/docs/supporthome.tsp
Japan: http://www.tij.co.jp/guidedsupport/jp/docs/supporthome.tsp

Technical support forums

Search through millions of technical questions and answers at TI’s E2E™
Community (engineer-to-engineer) at
e2e.ti.com
China: http://www.deyisupport.com/
Japan: http://e2e.ti.com/group/jp/

TI Training
From technology fundamentals to advanced implementation, we offer
on-demand and live training to help bring your next-generation designs to life.
Get started now at
training.ti.com
China: http://www.ti.com.cn/general/cn/docs/gencontent.tsp?contentId=71968
Japan: https://training.ti.com/jp

Important Notice: The products and services of Texas Instruments Incorporated and its
subsidiaries described herein are sold subject to TI’s standard terms and conditions of sale.
Customers are advised to obtain the most current and complete information about TI products and
services before placing orders. TI assumes no liability for applications assistance, customer’s
applications or product designs, software performance, or infringement of patents. The publication
of information regarding any other company’s products or services does not constitute TI’s approval,
warranty or endorsement thereof.

A011617

E2E is a trademark of Texas Instruments. All

other trademarks are the ­property of their
respective owners.

© 2017 Texas Instruments Incorporated.

All rights reserved. SLYTxxx

Texas Instruments 6 AAJ 3Q 2017

 IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated (‘TI”) technical, application or other design advice, services or information, including, but not limited to,
reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are
developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you
(individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of
this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources.
You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your
applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications
(and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You
represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1)
anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that
might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you
will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any
testing other than that specifically described in the published documentation for a particular TI Resource.
You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include
the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO
ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS.
TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT
LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF
DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL,
COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR
ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE
POSSIBILITY OF SUCH DAMAGES.
You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-
compliance with the terms and provisions of this Notice.
This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services.
These include; without limitation, TI’s standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation
modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated