EE213 Syllabus

Course Syllabus
Computer Engineering Department

EE 213 Digital Design Lab
Fall 2023
Instructor: Dr. Abdulkadir Köse

E-mail: abdulkadir.kose@agu.edu.tr
Office: B224
Office Hours: After class and/or by appointment
Course Assistant/s: Abdulkadir Gülşen/ Beyhan Adanur Dedeturk

E-mail/s: abdulkadir.gulsen@agu.edu.tr / beyhan.adanur@agu.edu.tr
Course days and hours: Thursday 8:00 – 9:45 (Section-1) – 14:00 - 15:45 (Section-2)
Location: F0D01/ F0D05
Course Credit: 2 ECTS
Course Description:
The objective of this course is to familiarize the student with fundamental principles of
digital design. It provides coverage of classical hardware design for both combinational
and sequential logic circuits. In the combinational logic circuits, logic gates,
minimization techniques, arithmetic circuits are explained. In the sequential circuits:
flip-flops, synthesis of sequential circuits, and case studies, including counters,
registers, and random access memories are presented.
Required Textbook/s:
• M. M. Mano, C. R. Kime, T. Martin, “Logic and Computer Design Fndamentals,” 5th

Ed., Pearson, 2015
• T. L. Floyd, “Digital Fundamentals,” 11th Ed., Pearson, 2015
• M. M. Mano, M. D. Ciletti, “Digital Design,” 4th Ed., Pearson, 2007
Learning Objectives and Outcomes:

By the end of this course, students will be able:
1. to analyze and design combinational logic circuits.
2. to analyze and design sequential logic circuits.
3. to analyze behaviors or finite state machines by deriving state diagrams.
General Rules about the Course:

• The lab experiments will be conducted in a group of two people.
• For the most of the labs, you will use the Xilinx Vivado Design Suite Webpack
software which is available free of charge at www.xilinx.com/products/design-
tools/vivado.html.It can be installed on Windows and on Linux. To run the
software on your PC, registration at the company website is required.
• Software must be installed to your own computer.
• Unless otherwise specified, the Basys™ 3 Artix-7 FPGA board will be used for the
lab. The board will be provided during the lab. However, it should not be
removed from the lab.
1
• %70 attendances are mandatory to pass the course. (main dd course different)
• Each person in a group has the same responsibility to complete the given lab, so
each must answer the questions that will be asked by assistants.
• If the following lab has a tutorial which should be explained, that tutorial video
or documents will be uploaded to Canvas before the lab hour (1 week before), so
each student must check the canvas and must prepare themselves by reading the
materials and watching the videos.
• The following laboratory guideline is obligatory.
Grade Distribution: Final grades are based on the following

Evaluation Criteria Percentage
Lab Assignments 70%
Final 30% (yourself)
_____________
Total: 100%
LABORATORY GUIDELINES
MAIN LAB (100%)
▪ The contents of the main lab will be disclosed during the lab session. You are
expected to demonstrate the requested work and to give answers to relevant
questions.
▪ Some labs may need firstly solving the problem on paper, then code on PC and
demonstrate on FPGA board. At that time, each student will solve the problem
on the paper individually, and papers will be collected and graded later. As a
result, students will get %40 percent from the paper solution, and %60 percent
from the demonstration on the board.
Course Policies:
• For the AGU Make-up policy, please refer to the website
https://goo.gl/HbPM2y section 26.
• English should be used at all times to communicate with one another during
instruction hours.
• Please, respect the allotted times provided for breaks.
• Please, bring the required materials, including textbooks and notebooks.
• Please be prepared, having read, written and studied the assigned lessons,
articles, or passages;
• Please be ready to write assignments in class that will be graded; and most
importantly work cooperatively with other students.
Attendance Policy:
• Be in the class on time (being late for class is an extreme annoyance to the entire
class).
• Class attendance is strongly recommended. Regular class time will include
informal assessment activities for which points will be assigned. Participation
in these activities will help you prepare for exams and homework and also
provide me with feedback on your progress.
• For a detailed description of AGU attendance policy, please refer to the website
at https://goo.gl/HbPM2y section 25.
2
Email Policy:
When contacting the instructor, please use the Canvas email feature. Only use
abdulkadir.kose@agu.edu.tr if Canvas is not accessible (server down, etc). Include in the
subject line the class number and name (EE213 Digital Design Laboratory). If this
information is not included, your email may not be answered. Any announcements or
warnings will be send to your AGU e-mail. Therefore it is the responsibility of every
student to read his/her AGU e-mails and CANVAS emails regularly. AGU webmail can be
accessed through https://posta.agu.edu.tr
Cheating & Plagiarism:

You are responsible for knowing the University policies on cheating and plagiarism. Not
giving credit to a person for their intellectual work and passing it off as your own is
stealing.
Specifically:
1) Copying or allowing someone to copy your work on an exam, homework, or in
class assignment is cheating.
2) Cutting and pasting material from the web or any other electronic source is
plagiarism.
3) Copying and turning in the same assignment as someone else, from this class or
from another class, is cheating. Unless explicitly told otherwise, you can discuss
and problem- solve on homework together but the final product has to be your
own – not just your own handwriting but your own way of explaining and
organizing your ideas.
4) Making superficial changes (minor additions, deletions, word changes, tense
changes, etc) to material obtained from another person, the web, a book,
magazine, song, etc. and not citing the work, is plagiarism. The idea is the
intellectual property, not the specific format in which it appears (e.g., you
wouldn’t reword Einstein’s theory of relativity and imply that relativity was
your own idea, would you?)
5) If you find material and it is exactly what you are trying to say, or you want to
discuss someone’s idea, give the person credit and cite it appropriately. Don’t
overuse citations and quotes: instructors want to know how you think and
reason, not how some one else does.
If you have any questions or concerns about whether your behavior could be
interpreted as plagiarism, please ask the assistants or me before you submit the work.
For a detailed description of AGU policies, please refer to the website at

https://goo.gl/FjLhzH
3
Course Outline:
Week Topic
1st Course Description
2nd Introduction to Digital Design
3rd Number Systems - Logic Gates
4th Boolean Algebra
5th Logic Simplification
6th Combinational Logic
7th Combinational Logic (cont’d)
9th Sequential Logic – Latches and Flip-Flops
10th Sequential Logic – Registers and Counters
11th Sequential Logic – Analysis and Design
12th Sequential Logic – Analysis and Design (cont’d)
13th Register Transfer
14th Memory

EE213 Syllabus

Uploaded by

Copyright:

Available Formats

EE213 Syllabus

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

EE213 Syllabus

Uploaded by

Copyright:

Available Formats

Course Syllabus

Computer Engineering Department

Instructor: Dr. Abdulkadir Köse

Course Assistant/s: Abdulkadir Gülşen/ Beyhan Adanur Dedeturk

• M. M. Mano, C. R. Kime, T. Martin, “Logic and Computer Design Fndamentals,” 5th

Learning Objectives and Outcomes:

General Rules about the Course:

Grade Distribution: Final grades are based on the following

MAIN LAB (100%)

Cheating & Plagiarism:

For a detailed description of AGU policies, please refer to the website at

You might also like