2 Digital Principles Assignment Outcome 1 2 3 4

Technical and Vocational Institute
Centre No.: 91043
BTEC
RQF - Assignment Brief (16)
Qualification: BTEC Level 5 HND in Electrical and Electronic

Student Name /ID
Number
Unit Number and Title Unit 20: Digital Principles
Unit Learning Outcome LO1: Implement and analyse simple combinational logic circuits
LO2: Implement and analyse simple sequential logic circuits
LO3: Describe and evaluate the technologies used to implement digital
electronic circuits
LO4: Describe and analyse a range of digital sub-systems, hence
establishing the building blocks for larger systems
Academic Year Feb 2021
Unit Assessor Eng. Tarek Saleh
Assignment Title Digital Principles
Issue Date 25/03/2021
Submission Date 16/06/2021
IV Name Eng. Heba Sheasha
Date 11/03/2021
Student Declaration
Declaration
“I certify that the assignment submission is entirely my own work, and I fully understand
the consequences of plagiarism. I understand that making a false declaration is a form of
malpractice.”
Student Name: Student Signature:
Submission Format:
Students will be required to demonstrate understanding of the assignment in the form of a portfolio
of short technical reports.
In the lab students will be asked to demonstrate circuits outlining the experimental method, results,
and conclusions you must submit evidence of your practical work in form of recorded video.
Ver.5
Assignment 1/16
This study source was downloaded by 100000868395531 from CourseHero.com on 01-10-2024 17:42:38 GMT -06:00
https://www.coursehero.com/file/219842319/2-Digital-Principles-Assignment-Outcome-1-2-3-4docx/
Centre No.: 91043
Assignment Brief and Guidance:
Scenario:
You are going to an interview for engineering apprenticeship as a Mechatronics technician. The
company laboratory is equipped with the latest Electrical and Electronic equipment. Your potential
senior test engineer would now like you to demonstrate that you can use a range of test equipment
and software to investigate commonly used digital electronic devices and the type of circuits in which
they are used. He asked you keep accurate records of everything you do so that you can refer to him
later as you build up your skills and knowledge base.
Task 1 (LO1)
Explain and analyse the operation of a majority 3 vote circuit that will output a logical "1" if any three
of
the four inputs are "1" or if all four inputs are "1"
You should:
 Write the truth table for the logic circuit
 Use this information to write a Boolean expression for the truth table using AND, OR and NOT
gates.
 Construct a schematic diagram and simulate the operation of the logic circuit using standard logic
gates.
 Now you need to Analyse , optimize and enhance the pervious combinational logic circuits by
(i) Minimise the logic circuit using a Karnaugh Map, Boolean Algebra and then construct a
schematic diagram, and simulate the operation of the minimised logic circuit, using
standard logic gates.
(ii) Build a prototype of your final circuit and verify that it meets the conditions in the truth
table
(iii) Compare the results from theory, simulation and measurement.
Task 2 (LO2)
Explain and analyse the operation of a 4-bit asynchronous binary counter, using D flip-flop that has a
propagation delay for 10 nanoseconds (ns). Develop a timing diagram showing the Q output of each
flip-flop, and determine the total propagation delay time from the triggering edge of a clock pulse
until a corresponding change can occur in the state of Q3. Also determine the maximum clock
frequency at which the counter can be operated.
You should also:

 Identify the pin out of a 4013 dual D-type flip-flop [or specify an equivalent that you have available]
 Construct the schematic circuit of a 4-bit asynchronous counter using D flip-flops in your ECAD
package.
 Build a prototype circuit and verify that it works as expected, and then compare the results from
theory, simulation and measurements.
 Now you need to Analyse, optimize and enhance the pervious counter by converting it into an
Ver.5
Assignment 1/16
Centre No.: 91043
up/down counter, draw a schematic diagram using ECAD package to show how logic gates can be
added making use of Timing Diagrams.
Task 3 (LO3)
 Apply lab equipment to describe and evaluate Combinational logics such as AND, OR, NOT, NAND,
XOR and NOR which are used to design full adder and comparator logic circuits. Use
manufacturer’s data sheets to select logic gates used in the design:
a. A two binary digits full adder
b. A one bit magnitude comparator.
 Then you are required to configure, build and test the pervious digital circuits.
 Compare and evaluate the characteristics of similar devices using different technologies Logic
families include Transistor-Transistor Logic (TTL) technology and Complementary Metal Oxide
Semiconductor Logic (CMOS) technology. Using the datasheets included in task 1 to:
a. List and define 3 of the characteristics and technical parameters of any two similar devices
(AND, OR, NOT) manufactured by two manufacturers and state the technology used.
b. Compare these characteristics and parameters for two similar devices manufactured by
two different manufacturers.
c. Support your answers with data obtained from the devices manufacturer’s datasheets.
Task 4 (LO4)
 Describe and analyse the principles of the following digital subsystems:

a. Full Adder
b. Multiplexers
c. Decoders
 For the Pervious digital logic subsystems indicate the place they might take in a larger system then
establish a building block of your design and build and demonstrate a digital circuit for the Process
Control System to satisfy the project`s need.
 Describe and critically evaluate the above logic subsystems, comparing these with other
techniques or subsystems available, indicating the place, they might take in a larger system.
Ver.5
Assignment 1/16
Centre No.: 91043
Learning Outcomes and Assessment Criteria

Learning Outcome Pass Merit Distinction
LO1 Explain and analyse P1 Explain and analyse the M1 Analyse and optimise D1 Analyse, optimise
simple combinational logic operation of a simple the operation of a and enhance
circuits combinational logic circuit, combinational logic circuit combinational logic
making limited use of Truth making good use of Truth circuits, making best
Table, Boolean Algebra and Table, Boolean Algebra and use of Truth Table,
Karnaugh Map. Karnaugh Map. Boolean Algebra and
Karnaugh Map.
LO2 Explain and analyse P2 Explain and analyse the M2 Analyse and optimise a D2 Analyse, optimise
simple sequential logic operation of a simple simple sequential logic and enhance a
circuits sequential logic circuit, circuit, making use of sequential logic circuit,
making use of Timing Timing Diagrams. making use of Timing
Diagrams. Diagrams.
LO3 Describe and evaluate P3 Apply lab equipment to M3 Apply lab equipment to D3 Apply lab equipment to
the technologies used to describe and evaluate configure and test simple configure, test and evaluate
implement digital electronic simple digital circuits. digital circuits. digital circuits, comparing
circuits and evaluating
characteristics of different
technologies.
LO4 Describe and analyse a P4 Describe and analyse M4 Describe and analyse a D4 Describe and critically
range of digital subsystems, the principles of a range of range of different logic evaluate a range of
hence establishing the different logic subsystems. subsystems, indicating the different logic subsystems,
building blocks for larger place they might take in a comparing these with other
systems larger system. techniques or subsystems
available,
indicating the place, they
might take in a larger
Ver.5
Assignment 1/16
Centre No.: 91043
RQF - Summative Assignment Feedback Form
Qualification: BTEC Level 5 HND in Electrical and Electronic

Engineering
Student Name/ID
Unit Title Digital Principles
Assignment 1 Assessor Eng. Rasha Hassan

Number
Formative Date 1 Formative Date 2
Formative Date 3
Submission Date 16/6/2021

Assessor Formative Feedback 1:
Assessor Signature: Date:


Ver.5
Assignment 1/16
Centre No.: 91043


Assessor Submitted Feedback :
Grade: Assessor Signature: Date:

Resubmission Feedback :
Grade: Assessor Signature: Date:
Internal Verifier’s Comments:
Ver.5
Assignment 1/16
Centre No.: 91043
Signature & Date:
 Please note that grade decisions are provisional. They are only confirmed once internal and external
moderation has taken place and grades decisions have been agreed at the assessment board.
 Please note that each lecturer could add several formative dates, which are done during the assignment.
Ver.5
Assignment 1/16
Pearson
PearsonEducation
Education 2016
2016
Higher
Higher
Education
Education Qualifications
Qualifications
Summative
Internal Verification
AssignmentofFeedback
Assignment
https://www.coursehero.com/file/219842319/2-Digital-Principles-Assignment-Outcome-1-2-3-4docx/ Form
Brief
Powered by TCPDF (www.tcpdf.org)

2 Digital Principles Assignment Outcome 1 2 3 4

Uploaded by

Copyright:

Available Formats

2 Digital Principles Assignment Outcome 1 2 3 4

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

2 Digital Principles Assignment Outcome 1 2 3 4

Uploaded by

Copyright:

Available Formats

Technical and Vocational Institute

Centre No.: 91043

Qualification: BTEC Level 5 HND in Electrical and Electronic

Unit Assessor Eng. Tarek Saleh

Assignment Title Digital Principles

Issue Date 25/03/2021

Submission Date 16/06/2021

IV Name Eng. Heba Sheasha

Student Name: Student Signature:

Assignment Brief and Guidance:

You should also:

 Describe and analyse the principles of the following digital subsystems:

Learning Outcomes and Assessment Criteria

RQF - Summative Assignment Feedback Form

Qualification: BTEC Level 5 HND in Electrical and Electronic

Assignment 1 Assessor Eng. Rasha Hassan

Submission Date 16/6/2021

Assessor Signature: Date:

Assessor Signature: Date:

Assessor Signature: Date:

Assessor Signature: Date:

Grade: Assessor Signature: Date:

Grade: Assessor Signature: Date:

Internal Verifier’s Comments:

Signature & Date:

You might also like