LT8364

Low IQ Boost/SEPIC/
Inverting Converter
with 4A, 60V Switch
FEATURES DESCRIPTION
n Wide Input Voltage Range: 2.8V to 60V The LT®8364 is a current mode DC/DC converter with a
n Ultralow Quiescent Current and Low Ripple 60V, 4A switch operating from a 2.8V to 60V input. With
Burst Mode® Operation: IQ = 9µA a unique single feedback pin architecture it is capable
n 4A, 60V Power Switch of boost, SEPIC or inverting configurations. Burst Mode
n Positive or Negative Output Voltage Programming operation consumes as low as 9µA quiescent current to
with a Single Feedback Pin maintain high efficiency at very low output currents, while
n Programmable Frequency (300kHz to 2MHz) keeping typical output ripple below 15mV.
n Synchronizable to an External Clock An external compensation pin allows optimization of loop
n Spread Spectrum Frequency Modulation for Low EMI bandwidth over a wide range of input and output volt-
n BIAS Pin for Higher Efficiency ages and programmable switching frequencies between
n Programmable Undervoltage Lockout (UVLO)
300kHz and 2MHz. A SYNC/MODE pin allows synchroni-
n Thermally Enhanced 12-lead 4mm × 3mm DFN and
zation to an external clock. It can also be used to select
16-lead MSOP packages
between burst or pulse-skip modes of operation with or
n AEC-Q100 Qualified for Automotive Applications
without Spread Spectrum Frequency Modulation for low
EMI. For increased efficiency, a BIAS pin can accept a
APPLICATIONS second input to supply the INTVCC regulator. Additional
features include frequency foldback and programmable
n Industrial and Automotive soft-start to control inductor current during startup.
n Telecom
n Medical Diagnostic Equipment The LT8364 is available in a thermally enhanced 12-lead
n Portable Electronics 4mm × 3mm DFN package or a thermally enhanced
All registered trademarks and trademarks are the property of their respective owners.
16-lead MSOP package with four pins removed.

TYPICAL APPLICATION
2MHz, 48V Output Boost Converter Efficiency and Power Loss
VOUT 100 3.0
3.3μH 48V
VIN 90 2.7
8V TO 38V 300mA AT VIN = 8V
4.7µF 640mA AT VIN = 12V 80 EFFICIENCY 2.4
1M 1A AT VIN = 24V
VIN SW 70 2.1
POWER LOSS (W)
EFFICIENCY (%)

LT8364 FBX 4.7µF 60 1.8

EN/UVLO BIAS x2
50 1.5
POWER LOSS
INTVCC 40 1.2
SYNC/MODE
RT SS GND VC 30 0.9
1µF 34.8k
20 0.6
VIN = 12V
20k 36.5k 10 0.3
VIN = 24V
10nF 2.2nF 0 0
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 1.1
8364 TA01a
LOAD CURRENT (A)
8364 TA01b

Rev. A

Document Feedback For more information www.analog.com 1

LT8364
ABSOLUTE MAXIMUM RATINGS
(Note 1)

SW............................................................................. 60V FBX............................................................................ ±4V

VIN, EN/UVLO............................................................. 60V Operating Junction Temperature (Note 3)
BIAS........................................................................... 40V LT8364E, LT8364I...............................–40°C to 125°C
EN/UVLO Pin Above VIN Pin, SYNC............................. 6V LT8364H..............................................–40°C to 150°C
INTVCC ................................................................(Note 2) Storage Temperature Range....................–65°C to 150°C
VC ................................................................................ 4V

PIN CONFIGURATION
TOP VIEW
TOP VIEW
NC 1 12 SW1
EN/UVLO 1 16 SW1
EN/UVLO 2 11 SW2
VIN 3 17 14 SW2
PGND, VIN 3 13 10 SYNC/MODE
INTVCC 5 12 SYNC/MODE
GND GND
NC 6 11 SS INTVCC 4 9 SS
BIAS 7 10 RT
VC 8 9 FBX BIAS 5 8 RT

MSE PACKAGE VC 6 7 FBX

VARIATION: MSE16 (12)
16-LEAD PLASTIC MSOP DE PACKAGE
θJA = 45°C/W, θJC = 10°C/W 12-LEAD (4mm × 3mm) PLASTIC DFN
EXPOSED PAD (PIN 17) IS PGND AND GND, MUST BE SOLDERED TO PCB θJA = 43°C/W, θJC = 5.5°C/W
EXPOSED PAD (PIN 13) IS PGND AND GND, MUST BE SOLDERED TO PCB

ORDER INFORMATION
LEAD FREE FINISH TAPE AND REEL PART MARKING* PACKAGE DESCRIPTION TEMPERATURE RANGE
LT8364EMSE#PBF LT8364EMSE#TRPBF 8364 16-Lead Plastic MSOP with 4 Pins Removed –40°C to 125°C
LT8364IMSE#PBF LT8364IMSE#TRPBF 8364 16-Lead Plastic MSOP with 4 Pins Removed –40°C to 125°C
LT8364HMSE#PBF LT8364HMSE#TRPBF 8364 16-Lead Plastic MSOP with 4 Pins Removed –40°C to 150°C
LT8364EDE#PBF LT8364EDE#TRPBF 8364 12-Lead (4mm × 3mm) Plastic DFN –40°C to 125°C
LT8364IDE#PBF LT8364IDE#TRPBF 8364 12-Lead (4mm × 3mm) Plastic DFN –40°C to 125°C
LT8364HDE#PBF LT8364HDE#TRPBF 8364 12-Lead (4mm × 3mm) Plastic DFN –40°C to 150°C
AUTOMOTIVE PRODUCTS**
LT8364EMSE#WPBF LT8364EMSE#WTRPBF 8364 16-Lead Plastic MSOP with 4 Pins Removed –40°C to 125°C
LT8364IMSE#WPBF LT8364IMSE#WTRPBF 8364 16-Lead Plastic MSOP with 4 Pins Removed –40°C to 125°C
LT8364HMSE#WPBF LT8364HMSE#WTRPBF 8364 16-Lead Plastic MSOP with 4 Pins Removed –40°C to 150°C
Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.
**Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These
models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your
local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for
these models.

Rev. A

2 For more information www.analog.com

 LT8364
ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. VIN = 12V, EN/UVLO = 12V unless otherwise noted.
PARAMETER CONDITIONS MIN TYP MAX UNITS
VIN Operating Voltage Range l 2.8 60 V
VIN Quiescent Current at Shutdown VEN/UVLO = 0.2V 1 2 μA
l 1 15 μA
VEN/UVLO = 1.5V 2 5 μA
l 2 25 μA
VIN Quiescent Current
Sleep Mode (Not Switching) SYNC = 0V 9 15 μA
l 9 30 μA
Active Mode (Not Switching) SYNC = 0V or INTVCC, BIAS = 0V 1200 1600 µA
l 1200 1850 µA
SYNC = 0V or INTVCC, BIAS = 5V 22 40 µA
l 22 65 µA
BIAS Threshold Rising, BIAS Can Supply INTVCC 4.4 4.65 V
Falling, BIAS Cannot Supply INTVCC 4 4.25 V
VIN Falling Threshold to Supply INTVCC BIAS = 12V BIAS – 2V V
BIAS Falling Threshold to Supply INTVCC VIN = 12V VIN V
FBX Regulation
FBX Regulation Voltage FBX > 0V l 1.568 1.6 1.636 V
FBX < 0V l –0.822 –0.80 –0.780 V
FBX Line Regulation FBX > 0V, 2.8V < VIN < 60V 0.005 0.015 %/V
FBX < 0V, 2.8V < VIN < 60V 0.005 0.015 %/V
FBX Pin Current FBX = 1.6V, –0.8V l –10 10 nA
Oscillator
Switching Frequency (fOSC) RT = 165k l 265 300 327 kHz
RT = 45.3k l 0.90 1 1.08 MHz
RT = 20k l 1.85 2 2.15 MHz
SSFM Maximum Frequency Deviation ∆f/fOSC • 100, RT = 20k 14 20 28 %
Minimum On-Time Burst Mode, VIN = 24V (Note 6) 85 110 ns
Pulse-Skip Mode, VIN = 24V (Note 6) 60 85 ns
Minimum Off-Time l 50 75 ns
SYNC/Mode, Mode Thresholds (Note 5) High (Rising) l 1.3 1.7 V
Low (Falling) l 0.14 0.2 V
SYNC/Mode, Clock Thresholds (Note 5) Rising l 1.3 1.7 V
Falling l 0.4 0.8 V
fSYNC/fOSC Allowed Ratio RT = 20k 0.95 1 1.25 kHz/kHz
SYNC Pin Current SYNC = 2V 10 25 µA
SYNC = 0V, Current Out of Pin 10 25 µA
Switch
Maximum Switch Current Limit Threshold l 4 5 6.4 A
Switch Overcurrent Threshold Discharges SS Pin 7.5 A
Switch RDS(ON) ISW = 0.5A 100 mΩ
Switch Leakage Current VSW = 60V 0.1 1 µA

Rev. A

For more information www.analog.com 3

LT8364
ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. VIN = 12V, EN/UVLO = 12V unless otherwise noted.

PARAMETER CONDITIONS MIN TYP MAX UNITS

EN/UVLO Logic
EN/UVLO Pin Threshold (Rising) Start Switching l 1.576 1.68 1.90 V
EN/UVLO Pin Threshold (Falling) Stop Switching l 1.545 1.6 1.645 V
EN/UVLO Pin Current VEN/UVLO = 1.6V l –50 50 nA
Soft-Start
Soft-Start Charge Current SS = 0.5V 2 µA
Soft-Start Pull-Down Resistance Fault Condition, SS = 0.1V 220 Ω
Error Amplifier
Error Amplifier Transconductance FBX = 1.6V 75 µA/V
FBX = –0.8V 60 µA/V
Error Amplifier Voltage Gain FBX = 1.6V 185 V/V
FBX = –0.8V 145 V/V
Error Amplifier Max Source Current VC = 1.1V, Current Out of Pin 7 µA
Error Amplifier Max Sink Current VC = 1.1V 7 µA
Note 1: Stresses beyond those listed under Absolute Maximum Ratings Note 4: The IC includes overtemperature protection that is intended to
may cause permanent damage to the device. Exposure to any Absolute protect the device during overload conditions. Junction temperature will
Maximum Rating condition for extended periods may affect device exceed 150°C when overtemperature protection is active. Continuous
reliability and lifetime. operation above the specified maximum operating junction temperature
Note 2: INTVCC cannot be externally driven. No additional components or will reduce lifetime.
loading is allowed on this pin. Note 5: For SYNC/MODE inputs required to select modes of operation see
Note 3: The LT8364E is guaranteed to meet performance specifications the Pin Functions and Applications Information sections.
from 0°C to 125°C junction temperature. Specifications over the –40°C Note 6: The IC is tested in a Boost converter configuration with the output
to 125°C operating junction temperature range are assured by design, voltage programmed for 24V.
characterization and correlation with statistical process controls. The
LT8364I is guaranteed over the full –40°C to 125°C operating junction
temperature range. The LT8364H is guaranteed over the full –40°C to
150°C operating junction temperature range.

Rev. A

4 For more information www.analog.com

 LT8364
TYPICAL PERFORMANCE CHARACTERISTICS
FBX Positive Regulation Voltage FBX Negative Regulation Voltage EN/UVLO Pin Thresholds
vs Temperature vs Temperature vs Temperature
1.632 –0.780 1.74
VIN = 12V VIN = 12V
–0.785 1.72 EN/UVLO RISING (TURN–ON)
1.624
1.70

EN/UVLO PIN VOLTAGE (V)

1.616 –0.790
1.68

FBX VOLTAGE (V)

FBX VOLTAGE (V)

1.608 –0.795 1.66

1.600 –0.800 1.64

–0.805 1.62 EN/UVLO FALLING (TURN–OFF)

1.592
1.60
1.584 –0.810
1.58
1.576 –0.815 1.56
1.568 –0.820 1.54
–50 –25 0 25 50 75 100 125 150 175 –50 –25 0 25 50 75 100 125 150 175 –50 –25 0 25 50 75 100 125 150 175
JUNCTION TEMPERATURE (°C) JUNCTION TEMPERATURE (°C) JUNCTION TEMPERATURE (°C)
8364 G01 8364 G02 8364 G03

Switching Frequency Normalized Switching Frequency

vs Temperature Switching Frequency vs VIN vs FBX Voltage
2.10 2.10 125
VIN = 12V VIN = 12V

NORMALIZED SWITCHING FREQUENCY (%)

2.08 2.08
SWITCHING FREQUENCY (MHz)

SWITCHING FREQUENCY (MHz)

2.06 2.06 100

2.04 2.04
2.02 2.02 75
2.00 2.00
1.98 1.98 50
1.96 1.96
1.94 1.94 25
1.92 1.92
1.90 1.90 0
–50 –25 0 25 50 75 100 125 150 175 0 5 10 15 20 25 30 35 40 45 50 55 60 –0.8 –0.4 0.0 0.4 0.8 1.2 1.6
JUNCTION TEMPERATURE (°C) VIN (V) VOLTAGE (V)
8364 G04 8364 G05 8364 G06

Rev. A

For more information www.analog.com 5

LT8364
TYPICAL PERFORMANCE CHARACTERISTICS
Switch Current Limit Switch Minimum On-Time Switch Minimum Off-Time
vs Duty Cycle vs Temperature vs Temperature
6.0 100 100
VIN = 12V VIN = 12V VIN = 12V
5.8 90 90
5.6 80 80
SWITCH CURRENT LIMIT (A)

MINIMUM OFF TIME (ns)

MINIMUM ON TIME (ns)
5.4 70 70
5.2 60 60
5.0 50 50
4.8 40 40
4.6 30 30
4.4 20 20
4.2 10 10
4.0 0 0
0 10 20 30 40 50 60 70 80 90 100 –50 –25 0 25 50 75 100 125 150 175 –50 –25 0 25 50 75 100 125 150 175
DUTY CYCLE (%) JUNCTION TEMPERATURE (°C) JUNCTION TEMPERATURE (°C)
8364 G07 8364 G08 8364 G09

VIN Pin Current (Active Mode, VIN Pin Current (Active Mode, Not
VIN Pin Current (Sleep Mode, Not Not Switching, Bias = 0V) Switching, Bias = 5V)
Switching) vs Temperature vs Temperature vs Temperature
30 2.0 50
VIN = 12V VIN = 12V VIN = 12V
27 VBIAS = 0V 1.8 VBIAS = 0V 46 VBIAS = 5V
24 VSYNC_MODE = 0V 1.6 VSYNC_MODE = FLOAT 42 VSYNC_MODE = FLOAT
VIN PIN CURRENT (mA)
VIN PIN CURRENT (µA)

VIN PIN CURRENT (µA)

21 1.4 38
18 1.2 34
15 1.0 30
12 0.8 26
9 0.6 22
6 0.4 18
3 0.2 14
0 0 10
–50 –25 0 25 50 75 100 125 150 175 –50 –25 0 25 50 75 100 125 150 175 –50 –25 0 25 50 75 100 125 150 175
JUNCTION TEMPERATURE (°C) JUNCTION TEMPERATURE (°C) JUNCTION TEMPERATURE (°C)
8364 G10 8364 G11 8364 G12

Rev. A

6 For more information www.analog.com

 LT8364
TYPICAL PERFORMANCE CHARACTERISTICS
Switching Waveforms Switching Waveforms Switching Waveforms
(in CCM) (in DCM/Light Burst Mode) (in Deep Burst Mode)

IL
1A/DIV
IL IL
1A/DIV 1A/DIV

VSW VSW
VSW
20V/DIV 20V/DIV
20V/DIV

8364 G13 8364 G14 8364 G15

1µs/DIV 1µs/DIV 1µs/DIV

VOUT Transient Response: Load VOUT Transient Response: Load

Current Transients from 160mA Current Transients from 320mA
Burst Frequency vs Load Current to 640mA to 160mA to 640mA to 320mA
2.5
FRONT PAGE APPLICATION FRONT PAGE APPLICATION FRONT PAGE APPLICATION
VIN = 12V IOUT IOUT
SWITCHING FREQUENCY (MHz)

2.0 VOUT = 48V 400mA/DIV 400mA/DIV

1.5 VIN = 12V VIN = 12V

VOUT = 48V VOUT = 48V

VOUT
1.0 VOUT 500mV/DIV
500mV/DIV

0.5 8364 G17 8364 G18

100µs/DIV 100µs/DIV

0
0 20 40 60 80 100
LOAD CURRENT (mA)
8364 G16

Rev. A

For more information www.analog.com 7

LT8364
PIN FUNCTIONS
EN/UVLO: Shutdown and Undervoltage Detect Pin. The RT: A resistor from this pin to the exposed pad GND cop-
LT8364 is shut down when this pin is low and active per (near FBX) programs switching frequency.
when this pin is high. Below an accurate 1.6V threshold,
SS: Soft-Start Pin. Connect a capacitor from this pin to
the part enters undervoltage lockout and stops switching.
GND copper (near FBX) to control the ramp rate of induc-
This allows an undervoltage lockout (UVLO) threshold to tor current during converter start-up. SS pin charging
be programmed for system input voltage by resistively current is 2μA. An internal 220Ω MOSFET discharges this
dividing down system input voltage to the EN/UVLO pin. pin during shutdown or fault conditions.
An 80mV pin hysteresis ensures part switching resumes
when the pin exceeds 1.68V. EN/UVLO pin voltage below SYNC/MODE: This pin allows five selectable modes for
0.2V reduces VIN current below 1µA. If shutdown and optimization of performance.
UVLO features are not required, the pin can be tied directly SYNC/MODE Pin Input Capable Mode(s) of Operation
to system input. (1) GND or <0.14V Burst
VIN: Input Supply. This pin must be locally bypassed. Be (2) External Clock Pulse-skip/Sync
sure to place the positive terminal of the input capacitor as (3) 100k Resistor to GND Burst/SSFM
close as possible to the VIN pin, and the negative terminal (4) Float (pin open) Pulse-skip
as close as possible to the exposed pad PGND copper (5) INTVCC or >1.7V Pulse-skip/SSFM
(near EN/UVLO).
where the selectable modes of operation are,
INTVCC: Regulated 3.2V Supply for Internal Loads. The
Burst = low IQ, low output ripple operation at light loads
INTVCC pin must be bypassed with a 1µF low ESR ceramic
Pulse-skip = skipped pulse(s) at light load (aligned to clock)
capacitor to GND. No additional components or loading is
Sync = switching frequency synchronized to external clock
allowed on this pin. INTVCC draws power from the BIAS
SSFM = Spread Spectrum Frequency Modulation for low
pin if 4.4V ≤ BIAS ≤ VIN, otherwise INTVCC is powered by
EMI
the VIN pin.
SW1, SW2 (SW): Output of the Internal Power Switch.
NC: No Internal Connection. Leave this pin open.
Minimize the metal trace area connected to these pins to
BIAS: Second Input Supply for Powering INTVCC. reduce EMI.
Removes the majority of INTVCC current from the VIN pin
PGND,GND: Power Ground and Signal Ground for the
to improve efficiency when 4.4V ≤ BIAS ≤ VIN. If unused,
IC. The package has an exposed pad underneath the IC
tie the pin to GND.
which is the best path for heat out of the package. The
VC: Error Amplifier Output Pin. Tie external compensation pin should be soldered to a continuous copper ground
network to this pin. plane under the device to reduce die temperature and
FBX: Voltage Regulation Feedback Pin for Positive or increase the power capability of the LT8364. Connect
Negative Outputs. Connect this pin to a resistor divider power ground components to the exposed pad copper
between the output and the exposed pad GND copper exiting near the EN/UVLO and SW pins. Connect signal
(near FBX). FBX reduces the switching frequency during ground components to the exposed pad copper exiting
start-up and fault conditions when FBX is close to 0V. near the VC and FBX pins.

Rev. A

8 For more information www.analog.com

 LT8364
BLOCK DIAGRAM
L D
VIN VOUT
R4 R3 COUT
CIN
OPT OPT
SW2

EN/UVLO VIN SW1 SW2

BIAS
+ +

VBIAS (+) 4.4V(+)

INTERNAL VBIAS – 2V(–) – – 4.0V(–)
REFERENCE
UVLO
+ 1.68V(+)
UVLO A6 1.6V(–)

TJ > 170°C
–
3.2V REGULATOR
INTVCC
INTVCC
SYNC/MODE UVLO
CVCC
RT

OSCILLATOR
FREQUENCY
R5 FOLDBACK

SWITCH
ERROR AMP M1
SLOPE LOGIC
SELECT DRIVER
BURST
DETECT
ERROR
+ AMP
FBX 1.6V
A1
– – 1.5×
R1 MAX
VOUT ILIMIT
– A5 A7
+ +
R2
PWM OVER-
ERROR COMPARATOR CURRENT
+ AMP
A2
– MAX
ILIMIT
–0.8V – A3
+
ISS
2μA

UVLO
M2 +
OVERCURRENT Q1
SLOPE A4 RSENSE

– PGND/GND
SS VC

8364 BD

CSS RC

CC

Rev. A

For more information www.analog.com 9

LT8364
OPERATION
The LT8364 uses a fixed frequency, current mode con- If the EN/UVLO pin voltage is below 1.6V, the LT8364
trol scheme to provide excellent line and load regula- enters undervoltage lockout (UVLO), and stops switching.
tion. Operation can be best understood by referring When the EN/UVLO pin voltage is above 1.68V (typical),
to the Block Diagram. An oscillator (with frequency the LT8364 resumes switching. If the EN/UVLO pin volt-
programmed by a resistor at the RT pin) turns on the age is below 0.2V, the LT8364 draws less than 1µA from
internal power switch at the beginning of each clock VIN.
cycle. Current in the inductor then increases until the For the SYNC/MODE pin tied to ground or <0.14V, the
current comparator trips and turns off the power switch. LT8364 will enter low output ripple Burst Mode opera-
The peak inductor current at which the switch turns off tion for ultra low quiescent current during light loads to
is controlled by the voltage on the VC pin. The error
maintain high efficiency. For a 100k resistor from SYNC/
amplifier servos the VC pin by comparing the voltage on
MODE pin to GND, the LT8364 uses Burst Mode opera-
the FBX pin with an internal reference voltage (1.60V or tion for improved efficiency at light loads but seamlessly
–0.80V, depending on the chosen topology). When the transitions to Spread-Spectrum Modulation of switch-
load current increases it causes a reduction in the FBX ing frequency for low EMI at heavy loads. For the SYNC/
pin voltage relative to the internal reference. This causes MODE pin floating (left open), the LT8364 uses pulse-
the error amplifier to increase the VC pin voltage until the skipping mode, at the expense of hundreds of microamps,
new load current is satisfied. In this manner, the error to maintain output voltage regulation at light loads by
amplifier sets the correct peak switch current level to skipping switch pulses. For the SYNC/MODE pin tied to
keep the output in regulation.
INTVCC or >1.7V, the LT8364 uses pulse-skipping mode
The LT8364 is capable of generating either a positive or and performs Spread-Spectrum Modulation of switching
negative output voltage with a single FBX pin. It can be frequency. For the SYNC/MODE pin driven by an external
configured as a boost or SEPIC converter to generate a clock, the converter switching frequency is synchronized
positive output voltage, or as an inverting converter to to that clock and pulse-skipping mode is also enabled. See
generate a negative output voltage. When configured as the Pin Functions section for SYNC/MODE pin.
a Boost converter, as shown in the Block Diagram, the The LT8364 includes a BIAS pin to improve efficiency
FBX pin is pulled up to the internal bias voltage of 1.60V across all loads. The LT8364 intelligently chooses
by a voltage divider (R1 and R2) connected from VOUT between the VIN and BIAS pins to supply the INTVCC for
to GND. Amplifier A2 becomes inactive and amplifier A1
best efficiency. The INTVCC supply current can be drawn
performs (inverting) amplification from FBX to VC. When from the BIAS pin instead of the VIN pin for 4.4V ≤ BIAS
the LT8364 is in an inverting configuration, the FBX pin ≤ VIN.
is pulled down to –0.80V by a voltage divider from VOUT
to GND. Amplifier A1 becomes inactive and amplifier A2 Protection features ensure the immediate disable of
performs (non-inverting) amplification from FBX to VC. switching and reset of the SS pin for any of the following
faults: internal reference UVLO, INTVCC UVLO, switch cur-
rent > 1.5× maximum limit, EN/UVLO < 1.6V or junction
temperature > 170°C.

Rev. A

10 For more information www.analog.com

 LT8364
APPLICATIONS INFORMATION
ACHIEVING ULTRALOW QUIESCENT CURRENT
To enhance efficiency at light loads the LT8364 uses a
low ripple Burst Mode architecture. This keeps the out- IL
put capacitor charged to the desired output voltage while 1A/DIV

minimizing the input quiescent current and output ripple.

In Burst Mode operation, the LT8364 delivers single small VOUT
20mV/DIV
pulses of current to the output capacitor followed by sleep
periods where the output power is supplied by the output 10µs/DIV
8364 F02

capacitor. While in sleep mode, the LT8364 consumes

only 9µA. Figure 2. sBurst Mode Operation

As the output load decreases, the frequency of single cur-

rent pulses decreases (see Figure 1) and the percentage defined by the resistor at the RT pin as shown in Figure 1.
of time the LT8364 is in sleep mode increases, resulting The output load at which the LT8364 reaches the fixed
in much higher light load efficiency than for typical con- frequency varies based on input voltage, output voltage,
verters. To optimize the quiescent current performance and inductor choice.
at light loads, the current in the feedback resistor divider
must be minimized as it appears to the output as load PROGRAMMING INPUT TURN-ON AND TURN-OFF
current. In addition, all possible leakage currents from THRESHOLDS WITH EN/UVLO PIN
the output should also be minimized as they all add to the
The EN/UVLO pin voltage controls whether the LT8364 is
equivalent output load. The largest contributor to leakage
enabled or is in a shutdown state. A 1.6V reference and
current can be due to the reverse biased leakage of the
a comparator A6 with built-in hysteresis (typical 80mV)
Schottky diode (see Diode Selection in the Applications
allow the user to accurately program the system input
Information section).
voltage at which the IC turns on and off (see the Block
While in Burst Mode operation, the current limit of the Diagram). The typical input falling and rising threshold
switch is approximately 1A resulting in the output voltage voltages can be calculated by the following equations:
ripple shown in Figure 2. Increasing the output capaci- R3 + R4
tance will decrease the output ripple proportionally. As VIN(FALLING,UVLO(–)) = 1.60 •
R4
the output load ramps upward from zero the switching
R3 + R4
frequency will increase but only up to the fixed frequency VIN(RISING, UVLO(+)) = 1.68 •
R4
2.5
FRONT PAGE APPLICATION
VIN current is reduced below 1µA when the EN/UVLO pin
VIN = 12V
voltage is less than 0.2V. The EN/UVLO pin can be con-
SWITCHING FREQUENCY (MHz)

2.0 VOUT = 48V

nected directly to the input supply VIN for always-enabled
1.5 operation. A logic input can also control the EN/UVLO pin.

1.0
When operating in Burst Mode operation for light load
currents, the current through the R3 and R4 network can
0.5 easily be greater than the supply current consumed by the
LT8364. Therefore, R3 and R4 should be large enough to
0 minimize their effect on efficiency at light loads.
0 20 40 60 80 100
LOAD CURRENT (mA)
8364 F01

Figure 1. Burst Frequency vs Load Current

Rev. A

For more information www.analog.com 11

LT8364
APPLICATIONS INFORMATION
INTVCC REGULATOR Synchronization and Mode Selection
A low dropout (LDO) linear regulator, supplied from VIN, To select low ripple Burst Mode operation, for high effi-
produces a 3.2V supply at the INTVCC pin. A minimum ciency at light loads, tie the SYNC/MODE pin below 0.14V
1µF low ESR ceramic capacitor must be used to bypass (this can be ground or a logic low output).
the INTVCC pin to ground to supply the high transient cur-
To synchronize the LT8364 oscillator to an external fre-
rents required by the internal power MOSFET gate driver.
quency connect a square wave (with 20% to 80% duty
No additional components or loading is allowed on this cycle) to the SYNC pin. The square wave amplitude should
pin. The INTVCC rising threshold (to allow soft-start and have valleys that are below 0.4V and peaks above 1.7V
switching) is typically 2.65V. The INTVCC falling threshold (up to 6V). The LT8364 will not enter Burst Mode opera-
(to stop switching and reset soft-start) is typically 2.5V. tion at low output loads while synchronized to an external
clock, but instead will pulse skip to maintain regulation.
To improve efficiency across all loads, the majority of
The LT8364 may be synchronized over a 300kHz to 2MHz
INTVCC current can be drawn from the BIAS pin (4.4V ≤
range. The RT resistor should be chosen to set the LT8364
BIAS ≤ VIN) instead of the VIN pin. For SEPIC applications
switching frequency equal to or below the lowest synchro-
with VIN often greater than VOUT, the BIAS pin can be
nization input. For example, if the synchronization signal
directly connected to VOUT. If the BIAS pin is connected
will be 500kHz and higher, the RT should be selected for
to a supply other than VOUT, be sure to bypass the pin
500kHz.
with a local ceramic capacitor.
For some applications it is desirable for the LT8364 to
Programming Switching Frequency operate in pulse-skipping mode, offering two major differ-
The LT8364 uses a constant frequency PWM architecture ences from Burst Mode operation. Firstly, the clock stays
that can be programmed to switch from 300kHz to 2MHz awake at all times and all switching cycles are aligned to
by using a resistor tied from the RT pin to ground. A table the clock. Secondly, the full switching frequency is main-
showing the necessary RT value for a desired switching tained at lower output load than in Burst Mode operation.
frequency is in Table 1. These two differences come at the expense of increased
quiescent current. To enable pulse-skipping mode, float
The RT resistor required for a desired switching frequency the SYNC pin.
can be calculated using:
To improve EMI/EMC, the LT8364 can provide spread
51.2 spectrum frequency modulation (SSFM). This feature var-
RT = – 5.6
fOSC ies the clock with a triangle frequency modulation of 20%.
For example, if the LT8364's frequency was programmed
where RT is in kΩ and fOSC is the desired switching fre-
to switch at 2MHz, spread spectrum mode will modulate
quency in MHz.
the oscillator between 2MHz and 2.4MHz. The 20% modu-
Table 1. SW Frequency vs RT Value lation will occur at a frequency: fOSC/256 where fOSC is
fOSC (MHz) RT (kΩ) the switching frequency programmed using the RT pin.
0.3 165
The LT8364 can also be configured to operate in pulse-
0.45 107 skipping/SSFM mode by tying the SYNC/MODE pin above
0.75 63.4 1.7V. The LT8364 can also be configured for Burst Mode
1 45.3 operation at light loads (for improved efficiency) and
1.5 28.7 SSFM at heavy loads (for low EMI) by tying a 100k from
2 20 the SYNC/MODE pin to GND.

Rev. A

12 For more information www.analog.com

 LT8364
APPLICATIONS INFORMATION
DUTY CYCLE CONSIDERATION Choose the resistor values for a negative output voltage
The LT8364 minimum on-time, minimum off-time and according to:
switching frequency (fOSC) define the allowable minimum ⎛ |V | ⎞
R1 = R2 • ⎜ OUT – 1⎟
and maximum duty cycles of the converter (see Minimum ⎝ 0.80V ⎠
On-Time, Minimum Off-Time, and Switching Frequency
in the Electrical Characteristics table). The locations of R1 and R2 are shown in the Block
Diagram. 1% resistors are recommended to maintain
Minimum Allowable Duty Cycle = output voltage accuracy.
Minimum On-Time(MAX) • fOSC(MAX)
Higher-value FBX divider resistors result in the lowest
Maximum Allowable Duty Cycle = input quiescent current and highest light-load efficiency.
1 – Minimum Off-Time(MAX) • fOSC(MAX) FBX divider resistors R1 and R2 are usually in the range
from 25k to 1M.
The required switch duty cycle range for a Boost converter
operating in continuous conduction mode (CCM) can be SOFT-START
calculated as:
The LT8364 contains several features to limit peak switch
VIN(MAX) currents and output voltage (VOUT) overshoot during
DMIN = 1 –
VOUT + VD start-up or recovery from a fault condition. The primary
VIN(MIN) purpose of these features is to prevent damage to external
DMAX = 1 – components or the load.
VOUT + VD
High peak switch currents during start-up may occur
where VD is the diode forward voltage drop. If the above
in switching regulators. Since VOUT is far from its final
duty cycle calculations for a given application violate
value, the feedback loop is saturated and the regulator
the minimum and/or maximum allowed duty cycles
tries to charge the output capacitor as quickly as possible,
for the LT8364, operation in discontinuous conduction
resulting in large peak currents. A large surge current may
mode (DCM) might provide a solution. For the same VIN
cause inductor saturation or power switch failure.
and VOUT levels, operation in DCM does not demand as
low a duty cycle as in CCM. DCM also allows higher duty The LT8364 addresses this mechanism with a programma-
cycle operation than CCM. The additional advantage of ble soft-start function. As shown in the Block Diagram, the
DCM is the removal of the limitations to inductor value soft-start function controls the ramp of the power switch
and duty cycle required to avoid sub-harmonic oscilla- current by controlling the ramp of VC through Q1. This
tions and the right half plane zero (RHPZ). While DCM allows the output capacitor to be charged gradually toward
provides these benefits, the trade-off is higher inductor its final value while limiting the start-up peak currents.
peak current, lower available output power and reduced Figure 3 shows the output voltage and supply current for
efficiency. the first page Typical Application. It can be seen that both
the output voltage and supply current come up gradually.
SETTING THE OUTPUT VOLTAGE
FAULT PROTECTION
The output voltage is programmed with a resistor divider
from the output to the FBX pin. Choose the resistor values An inductor overcurrent fault (> 7.5A) and/or INTVCC
for a positive output voltage according to: undervoltage (INTVCC < 2.5V) and/or thermal lockout
⎛V ⎞
(TJ > 170°C) will immediately prevent switching, will
R1 = R2 • ⎜ OUT – 1⎟ reset the SS pin and will pull down VC. Once all faults are
⎝ 1.60V ⎠
removed, the LT8364 will soft-start VC and hence inductor
peak current.
Rev. A

For more information www.analog.com 13

LT8364
APPLICATIONS INFORMATION
feedback loop of the LT8364, a series resistor-capacitor
network is usually connected from the VC pin to GND.
IL The Block Diagram shows the typical VC compensation
1A/DIV network. For most applications, the capacitor should be
in the range of 100pF to 10nF, and the resistor should
VOUT
be in the range of 5k to 100k. A small capacitor is often
20V/DIV connected in parallel with the RC compensation network
to attenuate the VC voltage ripple induced from the out-
put voltage ripple through the internal error amplifier. The
8364 F03
500µs/DIV

Figure 3. Soft-Start Waveforms parallel capacitor usually ranges in value from 2.2pF to
22pF. A practical approach to designing the compensa-
tion network is to start with one of the circuits in this data
FREQUENCY FOLDBACK
sheet that is similar to your application, and tune the com-
During start-up or fault conditions in which VOUT is very pensation network to optimize the performance. Stability
low, extremely small duty cycles may be required to main- should then be checked across all operating conditions,
tain control of inductor peak current. The minimum on- including load current, input voltage and temperature.
time limitation of the power switch might prevent these Application Note 76 is a good reference.
low duty cycles from being achievable. In this scenario
inductor current rise will exceed inductor current fall THERMAL CONSIDERATIONS
during each cycle, causing inductor current to “walk up”
beyond the switch current limit. The LT8364 provides Care should be taken in the layout of the PCB to ensure
protection from this by folding back switching frequency good heat sinking of the LT8364. Both packages have an
whenever FBX or SS pins are close to GND (low VOUT exposed pad underneath the IC which is the best path
levels or start-up). This frequency foldback provides a for heat out of the package. The exposed pad should be
larger switch-off time, allowing inductor current to fall soldered to a continuous copper ground plane under the
device to reduce die temperature and increase the power
enough each cycle (see Normalized Switching Frequency
capability of the LT8364. The ground plane should be
vs FBX Voltage in the Typical Performance Characteristics
connected to large copper layers to spread heat dissi-
section).
pated by the LT8364. Power dissipation within the LT8364
(PDISS_LT8364) can be estimated by subtracting the induc-
THERMAL LOCKOUT tor and Schottky diode power losses from the total power
If the LT8364 die temperature reaches 170°C (typical), losses calculated in an efficiency measurement. The junc-
the part will stop switching and go into thermal lockout. tion temperature of LT8364 can then be estimated by:
When the die temperature has dropped by 5°C (nominal),
TJ(LT8364) = TA + θ JA • PDISS_LT8364
the part will resume switching with a soft-started inductor
peak current. APPLICATION CIRCUITS
The LT8364 can be configured for different topologies.
COMPENSATION The first topology to be analyzed will be the boost con-
Loop compensation determines the stability and transient verter, followed by the SEPIC and inverting converters.
performance. The LT8364 uses current mode control to
regulate the output which simplifies loop compensation. Boost Converter: Switch Duty Cycle
The optimum values depend on the converter topology, the The LT8364 can be configured as a boost converter for the
component values and the operating conditions (including applications where the converter output voltage is higher
the input voltage, load current, etc.). To compensate the than the input voltage. Remember that boost converters
Rev. A

14 For more information www.analog.com

 LT8364
APPLICATIONS INFORMATION
are not short-circuit protected. Under a shorted output The inductor ripple current ∆ISW has a direct effect on the
condition, the inductor current is limited only by the choice of the inductor value and the converter’s maximum
input supply capability. For applications requiring a step- output current capability. Choosing smaller values of
up converter that is short-circuit protected, please refer ∆ISW increases output current capability, but requires
to the Applications Information section covering SEPIC large inductances and reduces the current loop gain
converters. (the converter will approach voltage mode). Accepting
The conversion ratio as a function of duty cycle is: larger values of ∆ISW provides fast transient response and
allows the use of low inductances, but results in higher
VOUT 1 input current ripple and greater core losses, and reduces
=
VIN 1− D output current capability. It is recommended to choose a
∆ISW of approximately 1.5A.
in continuous conduction mode (CCM).
Given an operating input voltage range, and having cho-
For a boost converter operating in CCM, the duty cycle sen the operating frequency and ripple current in the
of the main switch can be calculated based on the output inductor, the inductor value of the boost converter can
voltage (VOUT) and the input voltage (VIN). The maximum be determined using the following equation:
duty cycle (DMAX) occurs when the converter has the
minimum input voltage: VIN(MIN)
L = • DMAX
VOUT − VIN(MIN) ΔISW • fOSC
DMAX = The peak inductor current is the switch current limit (max-
VOUT
imum 6.2A), and the RMS inductor current is approxi-
Discontinuous conduction mode (DCM) provides higher mately equal to IL(MAX)(AVG).
conversion ratios at a given frequency at the cost of Choose an inductor that can handle at least 6.2A without sat-
reduced efficiencies, higher switching currents, and lower urating, and ensure that the inductor has a low DCR (copper-
available output power. wire resistance) to minimize I2R power losses. Note that in
some applications, the current handling requirements of the
Boost Converter: Maximum Output Current Capability
inductor can be lower, such as in the SEPIC topology where
and Inductor Selection each inductor only carries one-half of the total switch cur-
For the boost topology, the maximum average inductor rent. For better efficiency, use similar valued inductors with a
current is: larger volume. Many different sizes and shapes are available
1 1
from various manufacturers (see Table 2). Choose a core
I L(MAX)(AVG) = IO(MAX) • • material that has low losses at the programmed switching
1 − DMAX η
frequency, such as a ferrite core. The final value chosen
where η (< 1.0) is the converter efficiency. for the inductor should not allow peak inductor currents to
exceed 4A in steady state at maximum load. Due to toler-
Due to the current limit of its internal power switch, the
ances, be sure to account for minimum possible inductance
LT8364 should be used in a boost converter whose maxi-
value, switching frequency and converter efficiency.
mum output current (IO(MAX)) is:
VIN(MIN)
For inductor current operation in CCM and duty cycles
I O(MAX) ≤ • ( 4A − 0.5 • ΔISW ) • η above 50%, the LT8364's internal slope compensa-
VOUT tion prevents sub-harmonic oscillations provided the
inductor value exceeds a minimum value given by:
Minimum possible inductor value and switching frequency
should also be considered since they will increase inductor VIN (2 •D – 1)
ripple current ∆ISW. L> •
(–28 •D 2
+42 •D– 10) • ( fOSC ) (1–D)

Rev. A

For more information www.analog.com 15

LT8364
APPLICATIONS INFORMATION
Lower L values are allowed if the inductor current oper- tON tOFF
ates in DCM or duty cycle operation is below 50%. ΔVCOUT

VOUT
Table 2. Inductor Manufacturers (AC)
Sumida (847) 956-0666 www.sumida.com RINGING DUE TO
TOTAL INDUCTANCE
TDK (847) 803-6100 www.tdk.com ΔVESR (BOARD + CAP)
8364 F04
Murata (714) 852-2001 www.murata.com
Coilcraft (847) 639-6400 www.coilcraft.com Figure 4. The Output Ripple Waveform of a Boost Converter
Wurth (605) 886-4385 www.we-online.com

Contributions of ESR (equivalent series resistance), ESL

BOOST CONVERTER: INPUT CAPACITOR SELECTION
(equivalent series inductance) and the bulk capacitance
Bypass the input of the LT8364 circuit with a ceramic must be considered when choosing the correct output
capacitor of X7R or X5R type placed as close as pos- capacitors for a given output ripple voltage. The effect of
sible to the VIN and GND pins. Y5V types have poor these three parameters (ESR, ESL and bulk C) on the out-
performance over temperature and applied voltage, and put voltage ripple waveform for a typical boost converter
should not be used. A 4.7µF to 10µF ceramic capacitor is is illustrated in Figure 4.
adequate to bypass the LT8364 and will easily handle the
ripple current. If the input power source has high imped- The choice of component(s) begins with the maximum
ance, or there is significant inductance due to long wires acceptable ripple voltage (expressed as a percentage of
or cables, additional bulk capacitance may be necessary. the output voltage), and how this ripple should be divided
This can be provided with a low performance electrolytic between the ESR step ∆VESR and the charging/discharg-
capacitor. ing ∆VCOUT. For the purpose of simplicity, we will choose
2% for the maximum output ripple, to be divided equally
A precaution regarding the ceramic input capacitor con- between ∆VESR and ∆VCOUT. This percentage ripple will
cerns the maximum input voltage rating of the LT8364. change, depending on the requirements of the application,
A ceramic input capacitor combined with trace or cable and the following equations can easily be modified. For a
inductance forms a high quality (under damped) tank cir- 1% contribution to the total ripple voltage, the ESR of the
cuit. If the LT8364 circuit is plugged into a live supply, the output capacitor can be determined using the following
input voltage can ring to twice its nominal value, possibly equation:
exceeding the LT8364’s voltage rating. This situation is
easily avoided (see Application Note 88). 0.01 • VOUT
ESRCOUT ≤
ID(PEAK)
BOOST CONVERTER: OUTPUT CAPACITOR SELECTION
For the bulk C component, which also contributes 1% to
Low ESR (equivalent series resistance) capacitors should the total ripple:
be used at the output to minimize the output ripple volt-
IO(MAX)
age. Multilayer ceramic capacitors are an excellent choice, COUT ≥
as they are small and have extremely low ESR. Use X5R or 0.01 • VOUT • fOSC
X7R types. This choice will provide low output ripple and
good transient response. A 4.7µF to 47µF output capacitor The output capacitor in a boost regulator experiences
is sufficient for most applications, but systems with very high RMS ripple currents, as shown in Figure 4. The RMS
low output currents may need only a 1µF or 2.2µF out- ripple current rating of the output capacitor can be deter-
put capacitor. Solid tantalum or OS-CON capacitor can be mined using the following equation:
used, but they will occupy more board area than a ceramic DMAX
and will have a higher ESR. Always use a capacitor with a IRMS(COUT) ≥ IO(MAX) •
1 − DMAX
sufficient voltage rating.
Rev. A

16 For more information www.analog.com

 LT8364
APPLICATIONS INFORMATION
Multiple capacitors are often paralleled to meet ESR Table 3. Ceramic Capacitor Manufacturers
requirements. Typically, once the ESR requirement is sat- Taiyo Yuden (408) 573-4150 www.t-yuden.com
isfied, the capacitance is adequate for filtering and has the AVX (803) 448-9411 www.avxcorp.com
required RMS current rating. Additional ceramic capaci- Murata (714) 852-2001 www.murata.com
tors in parallel are commonly used to reduce the effect of
parasitic inductance in the output capacitor, which reduces BOOST CONVERTER: DIODE SELECTION
high frequency switching noise on the converter output.
A Schottky diode is recommended for use with the LT8364.
Low leakage Schottky diodes are necessary when low
CERAMIC CAPACITORS
quiescent current is desired at low loads. The diode leak-
Ceramic capacitors are small, robust and have very low age appears as an equivalent load at the output and should
ESR. However, ceramic capacitors can cause problems be minimized. Choose Schottky diodes with sufficient
when used with the LT8364 due to their piezoelectric reverse voltage ratings for the target applications.
nature. When in Burst Mode operation, the LT8364’s
Table 4. Recommended Schottky Diodes
switching frequency depends on the load current, and
AVERAGE
at very light loads the LT8364 can excite the ceramic FORWARD REVERSE REVERSE
capacitor at audio frequencies, generating audible noise. CURRENT VOLTAGE CURRENT
Since the LT8364 operates at a lower current limit during PART NUMBER (A) (V) (µA) MANUFACTURER
Burst Mode operation, the noise is typically very quiet to a DFLS260 2 60 20 Diodes, Inc.
casual ear. If this is unacceptable, use a high performance PMEG3030BEP 3 20 55 NXP
tantalum or electrolytic capacitor at the output. Low noise PMEG6030EP 3 60 80 NXP
ceramic capacitors are also available.

VIN VOUT

VIN VOUT

1 EN SW1 16
VIN
° PGND 1 NC SW2 12
VIN

3 VIN SW2 14 SW ° 2 EN SW1 11

3 VIN SYNC 10

5 INTVCC SYNC 12 4 INTVCC SS 9

6 NC SS 11 5 BIAS RT 8
GND
7 BIAS GND RT 10 6 VC FBX 7
8 VC FBX 9 VOUT

VOUT °
°

8364 F05

(a) MSOP (b) DFN

Figure 5. sSuggested Boost Converter Layout

Rev. A

For more information www.analog.com 17

LT8364
APPLICATIONS INFORMATION
BOOST CONVERTER: LAYOUT HINTS The maximum duty cycle (DMAX) occurs when the con-
verter operates at the minimum input voltage:
The high speed operation of the LT8364 demands careful
attention to board layout. Careless layout will result in per- VOUT + VD
DMAX =
formance degradation. Figure 5 shows the recommended VIN(MIN) + VOUT + VD
component placement for a boost converter. Note the vias
under the exposed pad. These should connect to a local Conversely, the minimum duty cycle (DMIN) occurs when
ground plane for better thermal performance. the converter operates at the maximum input voltage:
VOUT + VD
SEPIC CONVERTER APPLICATIONS DMIN =
VIN(MAX) + VOUT + VD
The LT8364 can be configured as a SEPIC (single-ended
primary inductance converter), as shown in Figure 6. This Be sure to check that DMAX and DMIN obey:
topology allows for the input to be higher, equal, or lower DMAX < 1 – Minimum Off-Time(MAX) • fOSC(MAX)
than the desired output voltage. The conversion ratio as
a function of duty cycle is: and
DMIN > Minimum On-Time(MAX) • fOSC(MAX)
VOUT + VD D
=
VIN 1− D where Minimum Off-Time, Minimum On-Time and fOSC
are specified in the Electrical Characteristics table.
in continuous conduction mode (CCM).
L1 CDC D1
SEPIC Converter: The Maximum Output Current
VIN VOUT Capability and Inductor Selection
CIN COUT
L2 As shown in Figure 6, the SEPIC converter contains two
inductors: L1 and L2. L1 and L2 can be independent, but
VIN SW
LT8364
can also be wound on the same core, since identical volt-
EN/UVLO ages are applied to L1 and L2 throughout the switching
cycle.
FBX
INTVCC GND
For the SEPIC topology, the current through L1 is the
converter input current. Based on the fact that, ideally, the
output power is equal to the input power, the maximum
8364 F06
average inductor currents of L1 and L2 are:
Figure 6. LT8364 Configured in a SEPIC Topology
DMAX
IL1(MAX)(AVG) = IIN(MAX)(AVG) = IO(MAX) •
1 − DMAX
In a SEPIC converter, no DC path exists between the input
and output. This is an advantage over the boost converter IL2(MAX)(AVG) = IO(MAX)
for applications requiring the output to be disconnected
from the input source when the circuit is in shutdown. In a SEPIC converter, the switch current is equal to IL1 +
IL2 when the power switch is on, therefore, the maximum
SEPIC Converter: Switch Duty Cycle and Frequency average switch current is defined as:
For a SEPIC converter operating in CCM, the duty cycle ISW(MAX)(AVG) = IL1(MAX)(AVG) + IL2(MAX)(AVG)
of the main switch can be calculated based on the output 1
voltage (VOUT), the input voltage (VIN) and the diode for- = IO(MAX) •
1 − DMAX
ward voltage (VD).
Rev. A

18 For more information www.analog.com

 LT8364
APPLICATIONS INFORMATION
and the peak switch current is: Given an operating input voltage range, and having cho-
sen ripple current in the inductor, the inductor value (L1
⎛ χ ⎞ 1
ISW(PEAK) = ⎜1 + ⎟ • IO(MAX) • and L2 are independent) of the SEPIC converter can be
⎝ 2 ⎠ 1 − DMAX determined using the following equation:
The constant c in the preceding equations represents VIN(MIN)
the percentage peak-to-peak ripple current in the switch, L1 = L2 = • DMAX
0.5 • ΔISW • fOSC
relative to ISW(MAX)(AVG), as shown in Figure 7. Then, the
switch ripple current ∆ISW can be calculated by: For most SEPIC applications, the equal inductor values
∆ISW = χ • ISW(MAX)(AVG) will fall in the range of 2.2µH to 100µH.
By making L1 = L2, and winding them on the same core,
The inductor ripple currents ∆IL1 and ∆IL2 are identical: the value of inductance in the preceding equation is
∆IL1 = ∆IL2 = 0.5 • ∆ISW replaced by 2L, due to mutual inductance:
VIN(MIN)
L= • DMAX
ISW ΔISW • fOSC
ISW =  • ISW(MAX)(AVG)

This maintains the same ripple current and energy storage

ISW(MAX)(AVG)
in the inductors. The peak inductor currents are:
DTS
t IL1(PEAK) = IL1(MAX) + 0.5 • ∆IL1
TS IL2(PEAK) = IL2(MAX) + 0.5 • ∆IL2
8364 F07

Figure 7. The Switch Current Waveform of the SEPIC Converter

The maximum RMS inductor currents are approximately
equal to the maximum average inductor currents.
The inductor ripple current has a direct effect on the Based on the preceding equations, the user should choose
choice of the inductor value. Choosing smaller values of the inductors having sufficient saturation and RMS cur-
∆IL requires large inductances and reduces the current rent ratings.
loop gain (the converter will approach voltage mode). Similar to Boost converters, the SEPIC converter also needs
Accepting larger values of ∆IL allows the use of low slope compensation to prevent subharmonic oscillations
inductances, but results in higher input current ripple and while operating in CCM. The equation presented in the
greater core losses. It is recommended that c falls in the Boost converter section defines the minimum inductance
range of 0.5 to 0.8. value to avoid sub-harmonic oscillations when coupled
Due to the current limit of its internal power switch, the inductors are used. For uncoupled inductors, the minimum
LT8364 should be used in a SEPIC converter whose maxi- inductance requirement is doubled.
mum output current (IO(MAX)) is:
SEPIC Converter: Output Diode Selection
IO(MAX) < (1 – DMAX ) • (4A – 0.5 • ∆ISW ) • η
To maximize efficiency, a fast switching diode with a low
where η (< 1.0) is the converter efficiency. Minimum forward drop and low reverse leakage is desirable. The
possible inductor value and switching frequency should average forward current in normal operation is equal to
also be considered since they will increase inductor ripple the output current.
current ∆ISW.

Rev. A

For more information www.analog.com 19

LT8364
APPLICATIONS INFORMATION
It is recommended that the peak repetitive reverse voltage L1 CDC L2
rating VRRM is higher than VOUT + VIN(MAX) by a safety VIN
+ –
+ –
margin (a 10V safety margin is usually sufficient). CIN
COUT VOUT
The power dissipated by the diode is: SW +
LT8364 D1
PD = IO(MAX) • VD +
GND
8364 F10

where VD is diode’s forward voltage drop, and the diode

junction temperature is: Figure 8. A Simplified Inverting Converter
TJ = TA + PD • Rθ JA
The RθJA used in this equation normally includes the RθJC Inverting Converter: Switch Duty Cycle and Frequency
for the device, plus the thermal resistance from the board, For an inverting converter operating in CCM, the duty
to the ambient temperature in the enclosure. TJ must not cycle of the main switch can be calculated based on the
exceed the diode maximum junction temperature rating. negative output voltage (VOUT) and the input voltage (VIN).
SEPIC Converter: Output and Input Capacitor Selection The maximum duty cycle (DMAX) occurs when the con-
verter has the minimum input voltage:
The selections of the output and input capacitors of the
SEPIC converter are similar to those of the boost converter. VOUT + VD
DMAX =
VOUT + VD + VIN(MIN)
SEPIC Converter: Selecting the DC Coupling Capacitor
The DC voltage rating of the DC coupling capacitor (CDC, Conversely, the minimum duty cycle (DMIN) occurs when
as shown in Figure 6) should be larger than the maximum the converter operates at the maximum input voltage :
input voltage:
VOUT + VD
VCDC > VIN(MAX) DMIN =
VOUT + VD + VIN(MAX)
CDC has nearly a rectangular current waveform. During the
switch off-time, the current through CDC is IIN, while approx- Be sure to check that DMAX and DMIN obey :
imately –IO flows during the on-time. The RMS rating of the DMAX < 1 – Minimum Off-Time(MAX) • fOSC(MAX)
coupling capacitor is determined by the following equation:
and
VOUT + VD DMIN > Minimum On-Time(MAX) • fOSC(MAX)
IRMS(CDC) > IO(MAX) •
VIN(MIN)
where Minimum Off-Time, Minimum On-Time and fOSC
A low ESR and ESL, X5R or X7R ceramic capacitor works are specified in the Electrical Characteristics table.
well for CDC.
Inverting Converter: Inductor, Output Diode and Input
Capacitor Selections
INVERTING CONVERTER APPLICATIONS
The selections of the inductor, output diode and input
The LT8364 can be configured as a dual-inductor invert- capacitor of an inverting converter are similar to those
ing topology, as shown in Figure 8. The VOUT to VIN ratio of the SEPIC converter. Please refer to the corresponding
is: SEPIC converter sections.
VOUT + VD D
=
VIN 1− D
in continuous conduction mode (CCM).
Rev. A

20 For more information www.analog.com

 LT8364
APPLICATIONS INFORMATION
Inverting Converter: Output Capacitor Selection The RMS ripple current rating of the output capacitor
needs to be greater than:
The inverting converter requires much smaller output
capacitors than those of the boost, flyback and SEPIC IRMS(COUT) > 0.3 • ∆IL2
converters for similar output ripples. This is due to the
fact that, in the inverting converter, the inductor L2 is Inverting Converter: Selecting the DC Coupling
in series with the output, and the ripple current flowing Capacitor
through the output capacitors are continuous. The output The DC voltage rating of the DC coupling capacitor (CDC,
ripple voltage is produced by the ripple current of L2 flow- as shown in Figure 8) should be larger than the maximum
ing through the ESR and bulk capacitance of the output input voltage minus the output voltage (negative voltage):
capacitor:
VCDC > VIN(MAX) + VOUT
⎛ 1 ⎞
ΔVOUT(P–P) = ΔIL2 • ⎜ESRCOUT + ⎟ CDC has nearly a rectangular current waveform. During
⎝ 8 • fOSC • COUT ⎠
the switch off-time, the current through CDC is IIN, while
After specifying the maximum output ripple, the user can approximately –IO flows during the on-time. The RMS
select the output capacitors according to the preceding rating of the coupling capacitor is determined by the fol-
equation. lowing equation:
The ESR can be minimized by using high quality X5R or DMAX
IRMS(CDC) > IO(MAX) •
X7R dielectric ceramic capacitors. In many applications, 1 − DMAX
ceramic capacitors are sufficient to limit the output volt-
age ripple. A low ESR and ESL, X5R or X7R ceramic capacitor works
well for CDC.

Rev. A

For more information www.analog.com 21

LT8364
TYPICAL APPLICATIONS
2MHz, 8V to 38V Input, 48V Boost Converter

L1
3.3µH D1 VOUT
VIN 48V
8V TO 38V 300mA AT VIN = 8V
C3 640mA AT VIN = 12V
C1 4.7µF 1A AT VIN = 24V
VIN SW R1
4.7µF
1M x2 Efficiency
FBX
EN/UVLO 100
LT8364 BIAS 95
SYNC/MODE
INTVCC 90
85
RT SS GND VC R2

EFFICIENCY (%)
34.8k 80
C2
R3 R4 1µF 75
C5
20k 10nF 36.5k
70
C4
2.2nF 65
8364 TA02
60
D1: NXP PMEG6030EP 55 VIN = 12V
L1: WURTH ELEKTRONIK 74437349033 VIN = 24V
C3: MURATA GRM32ER71H475k 50
0.001 0.01 0.1 1
LOAD CURRENT (A)
8364 TA02a

2MHz, 2.8V to 9V Input, 12V Boost Converter

L1 VOUT
1µH D1 12V
VIN 600mA AT V IN = 2.8V
2.8V TO 9V 1.1A AT VIN = 5V
1.8A AT VIN = 9V
C1 C3
VIN SW R1
4.7µF 22µF
1M
FBX
EN/UVLO
LT8364 Efficiency
BIAS
SYNC/MODE 100
INTVCC
95
RT SS GND VC R2
90
154k
C2 85
R4 1µF
EFFICIENCY (%)

R3 C5 36.5k
10nF 80
20k
C4 75
2.2nF
70
8364 TA03
D1: NXP PMEG3030BEP
L1: WURTH ELEKTRONIK 74437349010 65
C3: MURATA GRM31CR71E106KA12L 60
VIN = 5V
55
VIN = 9V
50
0 0.4 0.8 1.2 1.6 2
LOAD CURRENT (A)
8364 TA03a

Rev. A

22 For more information www.analog.com

 LT8364
TYPICAL APPLICATIONS
2MHz, 4V to 19V Input, 24V Boost Converter

L1
2.2µH D1 VOUT
VIN 24V
4V TO 19V 600mA AT VIN = 5V
1.4A AT VIN = 12V
C1 C3
4.7µF VIN SW R1
1M
10µF Efficiency
FBX 100
EN/UVLO
LT8364 BIAS 95

SYNC/MODE 90
INTVCC
85

EFFICIENCY (%)
RT SS GND VC R2
80
71.5k
C2
R4 75
1µF
R3 C5 22.1k
10nF 70
20k
C4 65
2.2nF
8364 TA04
60
D1: NXP PMEG3030BEP VIN = 5V
L1: WURTH ELEKTRONIK 74437349022 55
VIN = 12V
C3: MURATA GRM32ER71H475k 50
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6
LOAD CURRENT (A)
8364 TA04a

2MHz, 2.8V to 6V Input, 48V Boost Converter in DCM

L1 VOUT
0.22µH D1 48V
VIN 40mA AT VIN = 2.8V
2.8V TO 6V 80mA AT VIN = 5V
90mA AT VIN = 6V
C1 R1 C3
4.7µF VIN SW 1µF
1M
Efficiency
FBX
EN/UVLO
100
LT8364 BIAS
90
SYNC/MODE
INTVCC
80
RT SS GND VC R2 70
EFFICIENCY (%)

34.8k
C2 60
R4 1µF
R3 C5 22k 50
20k 10nF
C4 40
2.2nF
30
8364 TA05
D1: DFLS260-7 20 VIN = 2.8V
L1: WURTH ELEKTRONIK 744373460022 VIN = 5V
C3: MURATA GRM32CR72A105KA35L 10
VIN = 6V
0
0 10 20 30 40 50 60 70 80 90 100
LOAD CURRENT (mA)
8364 TA05a

Rev. A

For more information www.analog.com 23

LT8364
TYPICAL APPLICATIONS
2MHz, 2.8V to 28V Input, 5V SEPIC Converter

L1 C6
1.5µH 1µF VOUT
D1 5V
VIN 1.7A AT VIN = 5V
2.8V TO 28V 2.1A AT VIN = 12V
L2 C3 2.4A AT VIN = 24V
C1
4.7µF 1.5µH 22µF R1
VIN SW x2 1M Efficiency
EN/UVLO 100
FBX
LT8364 95
BIAS VOUT
SYNC/MODE 90
INTVCC
85
RT SS GND VC R2

EFFICIENCY (%)
464k 80
C2
R4 1µF 75
R3 C5 22.1k
20k 10nF 70
C4
3.3nF 65
8364 TA06 60 VIN = 5V
VIN = 12V
D1: NXP PMEG6030ELP 55
VIN = 24V
L1, L2: WURTH ELEKTRONIK 744873001 50
C3: MURATA GRM32ER71E226KE15L 0 0.5 1 1.5 2 2.5
C6: MURATA GRM31CR72A105K LOAD CURRENT (A)
8364 TA06a

2MHz, 2.8V to 42V Input, 12V SEPIC Converter

L1 C6 VOUT
2.4µH 1µF D1 12V
VIN 900mA AT VIN = 5V
2.8V TO 42V 1.4A AT VIN = 12V
1.8A AT VIN = 24V
C1 L2 C3 R1
4.7µF 2.4µH 22µF 1M
VIN SW
Efficiency
EN/UVLO 100
FBX
LT8364
BIAS VOUT 95
SYNC/MODE
INTVCC 90

RT SS GND VC R2 85
EFFICIENCY (%)

154k
C2 80
R4 1µF
R3 C5 15k 75
20k 10nF
70
C4
3.3nF 65
8364 TA07
60 VIN = 5V
D1: NXP PMEG6030ELP VIN = 12V
55
L1, L2: WURTH ELEKTRONIK 744874002 VIN = 24V
C3: MURATA GRM32ER71E226KE15L 50
C6: MURATA GRM31CR72A105K 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2.0
LOAD CURRENT (A)
8364 TA07a

Rev. A

24 For more information www.analog.com

 LT8364
TYPICAL APPLICATIONS
2MHz, 4.5V to 30V Input, 24V SEPIC Converter

L1 C6 VOUT
3.3µH 1µF 24V
D1
VIN 500mA AT VIN = 5V
1A AT VIN = 12V
4.5V TO 30V
1.35A AT VIN = 24V
C1 L2 C3
3.3µH R1
4.7µF 22µF 1M
VIN SW
Efficiency
EN/UVLO 100
LT8364 FBX
95
SYNC/MODE BIAS VOUT
INTVCC 90

RT SS GND VC 85
R2

EFFICIENCY (%)
71.5k 80
C2
R4 1µF
R3 C5 75
22.1k
20k 10nF
70
C4
4.7nF 65
8364 TA08
D1: NXP PMEG6030ELP 60 VIN = 5V
L1, L2: WURTH ELEKTRONIK 744873003 VIN = 12V
C3: MURATA GRM32ER71E226KE15L 55
VIN = 24V
C6: MURATA GRM31CR72A105K 50
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6
LOAD CURRENT (A)
8364 TA08a

2MHz, 2.8V to 28V Input, –5V Inverting Converter

L1 C6 L2 VOUT
1.5µH 1µF 1.5µH –5V
VIN 1.5A AT VIN = 5V
2.1A AT VIN = 12V
2.8V TO 28V 2.4A AT VIN = 24V
C1 D1 C3 R1
4.7µF 22µF 1M
VIN SW x2 Efficiency
100
EN/UVLO
FBX 95
LT8364
BIAS
SYNC/MODE 90
INTVCC
85
EFFICIENCY (%)

RT SS GND VC R2
80
191k
C2 75
R4 1µF
R3 C5 36.5k
10nF 70
20k
C4 65
2.2nF
8364 TA09 60 VIN = 5V
VIN = 12V
D1: NXP PMEG6030EP 55 VIN = 24V
L1, L2: WURTH ELEKTRONIK 744873001 50
C3: MURATA GRM32ER71E226KE15L 0 0.5 1 1.5 2 2.5
C6: MURATA GRM31CR72A105K LOAD CURRENT (A)
8364 TA09a

Rev. A

For more information www.analog.com 25

LT8364
TYPICAL APPLICATIONS
2MHz, 2.8V to 42V Input, –12V Inverting Converter

L1 C6 L2 VOUT
2.4µH 1µF 2.4µH –12V
VIN 900mA AT VIN = 5V
2.8V TO 42V 1.5A AT VIN = 12V
1.8A AT VIN = 24V
C1 C3 R1
D1
4.7µF 22µF 1M
VIN SW

EN/UVLO
LT8364 FBX Efficiency
SYNC/MODE BIAS 100
INTVCC
95
RT SS GND VC R2
71.5k 90
C2
R4 1µF 85
R3 C5

EFFICIENCY (%)
36.5k
20k 10nF 80
C4
2.2nF 75
8364 TA10 70

D1: NXP PMEG6030EP 65

L1, L2: WURTH ELEKTRONIK 744874002 60 VIN = 5V
C3: MURATA GRM32ER71E226KE15L VIN = 12V
C6: MURATA GRM31CR72A105K 55
VIN = 24V
50
0 0.4 0.8 1.2 1.6 2
LOAD CURRENT (A)
8364 TA10a

2MHz, 4.5V to 30V Input, –24V Inverting Converter

L1 C6 L2
VOUT
3.3µH 1µF 3.3µH
VIN –24V
4.5V TO 30V 500mA AT VIN = 5V
1A AT VIN = 12V
1.35A AT VIN = 24V
C1 C3 R1
D1
4.7µF 22µF 1M
VIN SW

EN/UVLO Efficiency
LT8364 FBX
BIAS 100
SYNC/MODE
INTVCC 95
RT SS GND VC R2 90
34.8k
C2 85
R4 1µF
EFFICIENCY (%)

R3 C5 57.6k 80
20k 10nF
C4 75
2.2nF
70
8364 TA11

65
D1: NXP PMEG6030ELP
L1, L2: WURTH ELEKTRONIK 744873003 60 VIN = 5V
C3: MURATA GRM32ER71E226KE15L VIN = 12V
55 VIN = 24V
C6: MURATA GRM31CR72A105K
50
0 0.4 0.8 1.2 1.6 2
LOAD CURRENT (A)
8364 TA11a

Rev. A

26 For more information www.analog.com

 LT8364
TYPICAL APPLICATIONS
Low IQ, Low EMI, 2MHz, 24V Output Boost Converter with SSFM
INPUT EMI FILTER
L2 L1 OUTPUT EMI FILTER
D1 VOUT
0.47µH 2.2µH FB1 24V
VIN
5V TO 20V 600mA AT VIN = 5V
C10 C9 C3 C7 1.4A AT VIN = 12V
C8 C6 + C1 R1 0.1µF 10µF 0.1µF 0.1µF
4.7µF 33µF 10µF VIN SW 1M 50V 50V 50V
25V x2
25V 50V 50V 1210 0402 0402
1206 1206 FBX
EN/UVLO 0402
LT8364 BIAS
SYNC/MODE
INTVCC
RT SS GND VC

R5 C2 R2 D1: DIODES INC. DFLS260

R4 1µF 71.5k
100k R3 C5 L1: WURTH ELEKTRONIK LHMI 74437324022
22.1k
20k 0.22µF L2: WURTH ELEKTRONIK 74479299147
C4
2.2nF FB1: WURTH ELEKTRONIK 742792040
C6: 50CE33PCS
8364 TA12

Conducted EMI Performance Conducted EMI Performance

(CISPR25 Class 5 Peak) (CISPR25 Class 5 Average)
80 80
70 CLASS 5 PEAK LIMIT 70 CLASS 5 AVERAGE LIMIT
LT8364 2MHz fSW PEAK EMI LT8364 2MHz fSW AVERAGE EMI
60 60
50 50
AMPLITUDE (dBµV)

AMPLITUDE (dBµV)

40 40
30 30
20 20
10 10
0 0
–10 –10
–20 –20
0 3 6 9 12 15 18 21 24 27 30 0 3 6 9 12 15 18 21 24 27 30
FREQUENCY (MHz) FREQUENCY (MHz)
8364 TA12a 8364 TA12b

12V INPUT TO 24V OUTPUT AT 1A, fSW = 2MHz 12V INPUT TO 24V OUTPUT AT 1A, fSW = 2MHz

Radiated EMI Performance Radiated EMI Performance

(CISPR25 Class 5 Peak) (CISPR25 Class 5 Average)
60 60

50 50

40 40
AMPLITUDE (dBµV/m)

AMPLITUDE (dBµV/m)

30 30

20 20

10 10

0 0
CLASS 5 PEAK LIMIT CLASS 5 AVERAGE LIMIT
–10 –10
LT8364 2MHz fSW PEAK EMI LT8364 2MHz fSW AVERAGE EMI
–20 –20
0 100 200 300 400 500 600 700 800 900 1000 0 100 200 300 400 500 600 700 800 900 1000
FREQUENCY (MHz) FREQUENCY (MHz)
8364 TA12c 8364 TA12d

12V INPUT TO 24V OUTPUT AT 1A, fSW = 2MHz 12V INPUT TO 24V OUTPUT AT 1A, fSW = 2MHz

Rev. A

For more information www.analog.com 27

LT8364
TYPICAL APPLICATIONS
Low IQ, Low EMI, 400kHz, 24V Boost Converter with SSFM
INPUT EMI FILTER
L2 L1 OUTPUT EMI FILTER VOUT
2.2µH 10µH D1 FB1 24V
VIN 600mA AT VIN = 5V
5V TO 20V C10 C9 C3 C7 1.4A AT VIN = 12V
+ C1 R1 0.1µF 10µF 1µF 0.1µF
C8 C6 50V 50V 50V
10µF VIN SW 1M x2
4.7µF 82µF
25V 50V 1210 0402 0402
x4 35V
1206 FBX 0402
25V EN/UVLO
1206 LT8364 BIAS
SYNC/MODE R2
INTVCC 71.5k

RT SS GND VC

R5 C2
100k R4 1µF D1: DIODES INC. DFLS260
R3 C5 22.1k L1: WURTH ELEKTRONIK LHMI 74437334100
121k 0.22µF L2: WURTH ELEKTRONIK 74437324022
C4
FB1: WURTH ELEKTRONIK 742792040
2.2nF
C6: PANASONIC 35SVPF82M
8364 TA13

Conducted EMI Performance Conducted EMI Performance

(CISPR25 Class 5 Peak) (CISPR25 Class 5 Average)
80 80
70 CLASS 5 PEAK LIMIT 70 CLASS 5 AVERAGE LIMIT
LT8364 400kHz fSW PEAK EMI LT8364 400kHz fSW AVERAGE EMI
60 60
50 50
AMPLITUDE (dBµV)

AMPLITUDE (dBµV)

40 40
30 30
20 20
10 10
0 0
–10 –10
–20 –20
0 3 6 9 12 15 18 21 24 27 30 0 3 6 9 12 15 18 21 24 27 30
FREQUENCY (MHz) FREQUENCY (MHz)
8364 TA13a 8364 TA13b

12V INPUT TO 24V OUTPUT AT 1A, fSW = 400kHz 12V INPUT TO 24V OUTPUT AT 1A, fSW = 400kHz

Radiated EMI Performance Radiated EMI Performance

(CISPR25 Class 5 Peak) (CISPR25 Class 5 Average)
60 60

50 50

40 40
AMPLITUDE (dBµV/m)

AMPLITUDE (dBµV/m)

30 30

20 20

10 10

0 0
CLASS 5 PEAK LIMIT CLASS 5 AVERAGE LIMIT
–10 –10
LT8364 400kHz fSW PEAK EMI LT8364 400kHz fSW AVERAGE EMI
–20 –20
0 100 200 300 400 500 600 700 800 900 1000 0 100 200 300 400 500 600 700 800 900 1000
FREQUENCY (MHz) FREQUENCY (MHz)
8364 TA13c 8364 TA13d

12V INPUT TO 24V OUTPUT AT 600mA, fSW = 400kHz 12V INPUT TO 24V OUTPUT AT 1A, fSW = 400kHz

Rev. A

28 For more information www.analog.com

 LT8364
PACKAGE DESCRIPTION
DE/UE Package
12-Lead Plastic DFN (4mm × 3mm)
(Reference LTC DWG # 05-08-1695 Rev D)

0.70 ±0.05

3.30 ±0.05
3.60 ±0.05
2.20 ±0.05 1.70 ±0.05

PACKAGE OUTLINE

0.25 ±0.05
0.50 BSC
2.50 REF
RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED

4.00 ±0.10 R = 0.115 0.40 ±0.10

(2 SIDES) TYP
7 12
R = 0.05
TYP

3.30 ±0.10
3.00 ±0.10
(2 SIDES) 1.70 ±0.10
PIN 1 PIN 1 NOTCH
TOP MARK R = 0.20 OR
(NOTE 6) 0.35 × 45°
CHAMFER
6 1 (UE12/DE12) DFN 0806 REV D

0.200 REF 0.75 ±0.05 0.25 ±0.05

0.50 BSC
2.50 REF
0.00 – 0.05 BOTTOM VIEW—EXPOSED PAD

NOTE:
1. DRAWING PROPOSED TO BE A VARIATION OF VERSION
(WGED) IN JEDEC PACKAGE OUTLINE M0-229
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
ON THE TOP AND BOTTOM OF PACKAGE

Rev. A

For more information www.analog.com 29

LT8364
PACKAGE DESCRIPTION
MSE Package
Variation: MSE16 (12)
16-Lead Plastic MSOP with 4 Pins Removed
Exposed Die Pad
(Reference LTC DWG # 05-08-1871 Rev D)

BOTTOM VIEW OF
EXPOSED PAD OPTION
2.845 ±0.102 2.845 ±0.102
(.112 ±.004) 0.889 ±0.127 (.112 ±.004)
(.035 ±.005)
1 8 0.35
REF

5.10 1.651 ±0.102

1.651 ±0.102 3.20 – 3.45
(.201) 0.12 REF
(.065 ±.004) (.126 – .136) (.065 ±.004)
MIN
DETAIL “B”
CORNER TAIL IS PART OF
DETAIL “B” THE LEADFRAME FEATURE.
16 9 FOR REFERENCE ONLY
0.305 ±0.038 0.50 NO MEASUREMENT PURPOSE
(.0120 ±.0015) (.0197) 4.039 ±0.102
TYP 1.0 BSC (.159 ±.004)
(.039) (NOTE 3) 0.280 ±0.076
BSC
16 14 121110 9 (.011 ±.003)
RECOMMENDED SOLDER PAD LAYOUT REF
DETAIL “A”
0.254
(.010) 3.00 ±0.102
0° – 6° TYP 4.90 ±0.152
(.118 ±.004)
(.193 ±.006)
GAUGE PLANE (NOTE 4)

0.53 ±0.152
(.021 ±.006)
1 3 567 8
DETAIL “A” 1.10 1.0 0.86
0.18 (.043) (.039) (.034)
(.007) MAX BSC REF

SEATING
PLANE 0.17 – 0.27 0.1016 ±0.0508
(.007 – .011) (.004 ±.002)
0.50
TYP
NOTE: (.0197)
MSOP (MSE16(12)) 0213 REV D

1. DIMENSIONS IN MILLIMETER/(INCH) BSC

2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL
NOT EXCEED 0.254mm (.010") PER SIDE.

Rev. A

30 For more information www.analog.com

 LT8364
REVISION HISTORY
REV DATE DESCRIPTION PAGE NUMBER
A 05/21 Added “AEC-Q100 Qualified for Automotive Applications” in the Features section 1
Added “AUTOMOTIVE PRODUCTS**” Table plus supplemental text below the Lead Free Finish table in the Order 2
Information section
FBX Regulation Voltage, Switching Frequency, and SSFM Maximum Frequency Deviation limits 3
Block Diagram 8
Figure 5. Suggested Boost Converter Layout 16
VOUT to VIN Ratio, DMAX, and DMIN formulas 19
Component labels 23, 24

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog
Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications
subject to change without notice. No license For more by
is granted information www.analog.com
implication or otherwise under any patent or patent rights of Analog Devices. 31
LT8364
TYPICAL APPLICATION
2MHz, Low-IQ Automotive Pre-Boost Application
L1
D2 0.82µH D1
VIN VOUT
8V (WHILE BOOSTING)
3.5V TO 20V DC VOUT 750mA AT VIN = 2.8V
14V TO –40V TR C1 R1 C3
4.7µF VIN SW 1MEG 22µF
x2
FBX
EN/UVLO
LT8364 BIAS
SYNC/MODE R2
INTVCC
250k
RT SS GND VC

R3 C5 R4 C2
10nF 54.9k 1µF D1: NXP PMEG3020BEP
20k D2: NXP PMEG3050BEP
C4
L1: WURTH ELEKTRONIK 74437334068
2.2nF
C3: TAIYO YUDEN TMK325B7226MMHP
8364 TA14

Line Transient Response

(Pass-Through to Boosting) Negative Input Transient

VIN = 4.5V VIN = 14V

VOUT VOUT = 8V, IOUT = 750 mA

2V/DIV VIN
20V/DIV VIN = 0V VIN = – 40V

BOOSTING PASS–THROUGH
VIN
2V/DIV VOUT
10V/DIV
VIN = 14V to 3V (20V/ms) IOUT = 750 mA
8364 TA14a 8364 TA14b
100µs/DIV 50ms/DIV

RELATED PARTS
PART NUMBER DESCRIPTION COMMENTS
LT8300 100VIN Micropower Isolated Flyback Converter with VIN = 6V to 100V, Low IQ Monolithic No-Opto Flyback, 5-Lead
150V/260mA Switch TSOT‑23
LT8330 60V, 1A, Low IQ Boost/SEPIC/Inverting 2MHz Converter VIN = 3V to 40V, VOUT(MAX) = 60V, IQ = 6µA (Burst Mode Operation),
6-Lead TSOT-23, 3mm × 2mm DFN packages
LT8331 Low IQ Boost/SEPIC/Flyback/Inverting Converter with VIN = 4.5V to 100V, VOUT(MAX)=140V, IQ = 6µA (Burst Mode
140V/0.5A Switch Operation), MSOP-16(12)E
LT8335 28V, 2A, Low IQ Boost/SEPIC/Inverting 2MHz Converter VIN = 3V to 25V, VOUT(MAX) = 25V, IQ = 6µA (Burst Mode Operation),
3mm × 2mm DFN package
LT8362 60V, 2A, Low IQ Boost/SEPIC/Inverting Converter VIN = 2.8V to 60V, VOUT(MAX) = 60V, IQ = 9µA (Burst Mode
Operation), MSOP-16(12)E, 3mm × 3mm DFN-8 packages
LT8494 70V, 2A Boost/SEPIC 1.5MHz High Efficiency Step-Up VIN = 1V to 60V (2.5V to 32V Start-Up), VOUT(MAX) = 70V, IQ = 3µA
DC/DC Converter (Burst Mode Operation), ISD = <1µA, 20-Lead TSSOP
LT8570/LT8570-1 65V, 500mA/250mA Boost/Inverting DC/DC Converter VIN(MIN) = 2.55V, VIN(MAX) = 40V, VOUT(MAX) = ±60V, IQ = 1.2mA,
ISD = <1mA, 3mm × 3mm DFN-8, MSOP-8E
LT8580 1A (ISW), 65V, 1.5MHz, High Efficiency Step-Up DC/DC VIN: 2.55V to 40V, VOUT(MAX) = 65V, IQ = 1.2mA, ISD = <1µA,
Converter 3mm × 3mm DFN-8, MSOP-8E
Rev. A

32
05/21
www.analog.com
For more information www.analog.com  ANALOG DEVICES, INC. 2017-2021