Tle 2142
Tle 2142
Tle 2142
description
The TLE214x and TLE214xA devices are high-performance, internally compensated operational amplifiers
built using Texas Instruments complementary bipolar Excalibur process. The TLE214xA is a tighter offset
voltage grade of the TLE214x. Both are pin-compatible upgrades to standard industry products.
The design incorporates an input stage that simultaneously achieves low audio-band noise of 10.5 nV/√Hz with
a 10-Hz 1/f corner and symmetrical 40-V/μs slew rate typically with loads up to 800 pF. The resulting low
distortion and high power bandwidth are important in high-fidelity audio applications. A fast settling time of
340 ns to 0.1% of a 10-V step with a 2-kΩ/100-pF load is useful in fast actuator/positioning drivers. Under similar
test conditions, settling time to 0.01% is 400 ns.
The devices are stable with capacitive loads up to 10 nF, although the 6-MHz bandwidth decreases to 1.8 MHz
at this high loading level. As such, the TLE214x and TLE214xA are useful for low-droop sample-and-holds and
direct buffering of long cables, including 4-mA to 20-mA current loops.
The special design also exhibits an improved insensitivity to inherent integrated circuit component mismatches
as is evidenced by a 500-μV maximum offset voltage and 1.7-μV/°C typical drift. Minimum common-mode
rejection ratio and supply-voltage rejection ratio are 85 dB and 90 dB, respectively.
Device performance is relatively independent of supply voltage over the ± 2-V to ± 22-V range. Inputs can
operate between VCC − − 0.3 to VCC + − 1.8 V without inducing phase reversal, although excessive input current
may flow out of each input exceeding the lower common-mode input range. The all-npn output stage provides
a nearly rail-to-rail output swing of VCC − − 0.1 to VCC + − 1 V under light current-loading conditions. The device
can sustain shorts to either supply since output current is internally limited, but care must be taken to ensure
that maximum package power dissipation is not exceeded.
Both versions can also be used as comparators. Differential inputs of VCC ± can be maintained without damage
to the device. Open-loop propagation delay with TTL supply levels is typically 200 ns. This gives a good
indication as to output stage saturation recovery when the device is driven beyond the limits of recommended
output swing.
Both the TLE214x and TLE214xA are available in a wide variety of packages, including both the
industry-standard 8-pin small-outline version and chip form for high-density system applications. The C-suffix
devices are characterized for operation from 0°C to 70°C, I-suffix devices from − 40°C to 105°C, and M-suffix
devices over the full military temperature range of − 55°C to 125°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Copyright © 1997 − 2006, Texas Instruments Incorporated
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
symbol
OFFSET N1
(see Note A)
IN + +
OUT
IN − −
OFFSET N2
(see Note A)
NOTES: A. OFFSET N1 AND OFFSET N2
are only availiable on the
TLE2241x devices.
VCC +
1OUT
NC
NC
NC
TLE2142
U PACKAGE
NC
NC
NC
NC
3 2 1 20 19
(TOP VIEW) NC 4 18 NC
3 2 1 20 19 1IN − 5 17 2OUT
NC 4 18 NC NC 1 10 NC NC 6 16 NC
IN − 5 17 VCC + 1OUT 2 9 VCC+ 1IN + 7 15 2IN −
NC 6 16 NC 1IN− 3 8 2OUT NC 8 14 NC
IN + 7 15 OUT 9 10 11 12 13
1IN+ 4 7 2IN−
NC 8 14 NC VCC− 5 6 2IN+
2IN +
NC
NC
NC
VCC −
9 10 11 12 13
NC
NC
OFFSET N2
NC
VCC −
4OUT
1IN −
4IN −
1OUT 1 16 4OUT 1OUT 1 14 4OUT
NC
NC − No internal connection
2IN −
3IN −
2OUT
NC
3OUT
VCC +
Q22 Q30
Q5 Q8 Q10 Q13 R24
Q26 Q34
D1
Q37
D2
D8 R23
Q23 Q27
R3
R2 D3
R6 R8 D4
Q36
IN − Q6 Q11 R15 R17
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Q1 OUT
Q4 Q14 Q15
IN + R13 R16
R9 Q25 Q28
Q31
Q16
C3
Q9
Q2 C4 Q35
Q19 D6
C1 Q24
R10 C2 Q32
Q18
Q20 D7
R22
Q7 Q12 Q17 Q29 Q33
OFFSET N1 Q21
(see Note A) R11 R12
R5 D5 R20
OFFSET N2
(see Note A)
VCC −
NOTE A: OFFSET N1 AND OFFSET N2 are only availiable on the TLE2141x devices.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage, VCC + (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 V
Supply voltage, VCC − . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −22 V
Differential input voltage, VID (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 44 V
Input voltage range, VI (any input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VCC + to VCC − − 0.3 V
Input current, II (each input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 1 mA
Output current, IO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 80 mA
Total current into VCC + . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80 mA
Total current out of VCC − . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80 mA
Duration of short-circuit current at (or below) 25 °C (see Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . unlimited
Package thermal impedance, θJA (see Notes 4 and 5): D package . . . . . . . . . . . . . . . . . . . . . . . . . . 97.1°C/W
DW package . . . . . . . . . . . . . . . . . . . . . . . . 57.3°C/W
N package . . . . . . . . . . . . . . . . . . . . . . . . . . 79.7°C/W
P package . . . . . . . . . . . . . . . . . . . . . . . . . . 84.6°C/W
PW package . . . . . . . . . . . . . . . . . . . . . . . 108.4°C/W
Package thermal impedance, θJC (see Notes 4 and 5): FK package . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.6°C/W
J package . . . . . . . . . . . . . . . . . . . . . . . . . . 15.1°C/W
JG package . . . . . . . . . . . . . . . . . . . . . . . . . 14.5°C/W
U package . . . . . . . . . . . . . . . . . . . . . . . . . . 14.7°C/W
Operating free-air temperature range, TA: C suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
I suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −40°C to 105°C
M suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −55°C to 125°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150 °C
Case temperature for 60 seconds: FK package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, DW, N, P, or PW package . . . . . 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J or JG package . . . . . . . . . . . . . . . . 300°C
†Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between VCC+ and VCC − .
2. Differential voltages are at IN+ with respect to IN −. Excessive current flows, if input, are brought below VCC − − 0.3 V.
3. The output may be shorted to either supply. Temperature and /or supply voltages must be limited to ensure that the maximum
dissipation rating is not exceeded.
4. Maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any allowable
ambient temperature is PD = (TJ(max) − TA)/θJA. Operating at the absolute maximum TJ of 150°C can affect reliability.
5. The package thermal impedance is calculated in accordance with JESD 51-7 (plastic) or MIL-STD-883 Method 1012 (ceramic).
TYPICAL CHARACTERISTICS
Table of Graphs
FIGURE
VIO Input offset voltage Distribution 1, 2, 3
IIO Input offset current vs Free-air temperature 4
vs Common
Common-modemode input voltage 5
IIB Input bias current
vs Free-air temperature 6
vs Supply voltage 7
Free-air
vs Free air temperature 8
VOM + Maximum positive peak output voltage
vs Output current 9
vs Settling time 11
vs Supply voltage 7
vs Free
Free-air
air temperature 8
VOM − Maximum negative peak output voltage
vs Output current 10
vs Settling time 11
VO(PP) Maximum peak-to-peak output voltage vs Frequency 12
VOH High-level output voltage vs Output current 13
VOL Low-level output voltage vs Output current 14
vs Frequency 15
AVD Large signal differential voltage amplification
Large-signal
vs Free-air temperature 16
zo Closed-loop output impedance vs Frequency 17
IOS Short-circuit output current vs Free-air temperature 18
vs Frequency 19
CMRR Common mode rejection ratio
Common-mode
vs Free-air temperature 20
vs Frequency 21
kSVR Supply voltage rejection ratio
Supply-voltage
vs Free-air temperature 22
vs Supply voltage 23
ICC Supply current
vs Free-air temperature 24
Vn Equivalent input noise voltage vs Frequency 25
Vn Input noise voltage Over a 10-second period 26
In Noise current vs Frequency 27
THD + N Total harmonic distortion plus noise vs Frequency 28
vs Free
Free-air
air temperature 29
SR Slew rate
vs Load capacitance 30
Noninverting large signal vs Time 31
Pulse response Inverting large signal vs Time 32
Small signal vs Time 33
B1 Unity-gain bandwidth vs Load capacitance 34
Gain margin vs Load capacitance 35
φm Phase margin vs Load capacitance 36
Phase shift vs Frequency 15
TYPICAL CHARACTERISTICS
TLE2141 TLE2142
DISTRIBUTION OF DISTRIBUTION OF
INPUT OFFSET VOLTAGE INPUT OFFSET VOLTAGE
24 24
236 Units Tested From 1 Wafer Lot 236 Units Tested From 1 Wafer Lot
VCC ± = ± 15 V VCC ± = ± 15 V
20 TA = 25°C 20 TA = 25°C
P Package P Package
Percentage of Units − %
Percentage of Units − %
16 16
12 12
8 8
4 4
0 0
−800 −400 0 400 800 −800 −600 −400 −200 0 200 400 600 800
VIO − Input Offset Voltage − μV VIO − Input Offset Voltage − μV
Figure 1 Figure 2
14
16
12
12 10
VCC ± = ± 2.5 V
8
8
6
VCC ± = ± 15 V
IIIO
4
4
2
0 0
− 2 −1.6 −1.2 −0.8 −0.4 0 0.4 0.8 1.2 1.6 2 −75 −50 −25 0 25 50 75 100 125 150
VIO − Input Offset Voltage − mV TA − Free-Air Temperature − °C
Figure 3 Figure 4
† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
−0.4
VCC ± = ± 2.5 V
−800
−0.6
TA = 125°C
IIIB
IIIB
TA = − 55°C −600
−1.2
−1.4 −500
−3 −2.5 −2 −1.5 −1 −0.5 0 0.5 1 −75 −50 −25 0 25 50 75 100 125 150
VIC − Common-Mode Input Voltage − V TA − Free-Air Temperature − °C
Figure 5 Figure 6
14.6
12 RL = ∞
14.2
VOM + VOM +
6
13.8 RL = 2 kΩ
0
−13.8
−6
VOM −
−12 −14.2 RL = 2 kΩ
Figure 7 Figure 8
† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
14.6 −13.4
VCC ± = ± 15 V VCC ± = ± 15 V
−13.6
14.4
−13.8
TA = 125°C
−14
14.2
TA = 125°C
−14.2
TA = − 55°C
14 −14.4 TA = 25°C
13.6 − 15
−0.1 −0.4 −1 −4 −10 − 40 −100 0.1 0.4 1 4 10 40 100
IO − Output Current − mA IO − Output Current − mA
Figure 9 Figure 10
MAXIMUM PEAK-TO-PEAK
MAXIMUM PEAK OUTPUT VOLTAGE OUTPUT VOLTAGE†
vs vs
SETTLING TIME FREQUENCY
V O(PP) − Maximum Peak-to-Peak Output Voltage − V
12.5 30
AVD = −1 VCC ± = ± 15 V
10 VCC ± = ± 15 V RL = 2 kΩ
OM − Maximum Peak Output Voltage − V
TA = 25°C
25
7.5 0.1%
0.01%
5 TA = 25°C
20
2.5
Rising TA = 125°C
0 15
Falling
−2.5
0.01%
10
−5
TA = − 55°C
0.1%
−7.5
5
VOM
−10
V
−12.5 0
0 100 200 300 400 500 100 k 400 k 1M 4M 10 M
ts − Settling Time − ns f − Frequency − Hz
Figure 11 Figure 12
† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
HIGH-LEVEL OUTPUT VOLTAGE† LOW-LEVEL OUTPUT VOLTAGE†
vs vs
OUTPUT CURRENT OUTPUT CURRENT
4.6 1400
VCC = 5 V VCC = 5 V
4.4
TA = 125°C TA = 125°C
1000
4.2 TA = 25°C
800
4 TA = − 55°C
600
TA = 25°C
3.8
400
VOL
3.6
200
TA = − 55°C
3.4 0
−0.1 −1 −10 −100 0.1 1 10 100
IO − Output Current − mA IO − Output Current − mA
Figure 13 Figure 14
90 60°
Voltage Amplification − dB
60 120°
AVD
50 140°
40 160°
30 180°
AVD
20 VCC ± = ± 15 V 200°
A
RL = 2 kΩ
10 220°
CL = 100 pF
0 TA = 25°C 240°
− 10 260°
1 10 100 1k 10 k 100 k 1M 10 M
f − Frequency − Hz
Figure 15
† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
LARGE-SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION†
vs
FREE-AIR TEMPERATURE
140
VCC ± = ± 15 V
VO = ± 10 V
RL = 10 kΩ
VD − Large-Signal Differential
Voltage Amplification − dB
120
RL = 2 kΩ
100
AVD
A
80
−75 −50 −25 0 25 50 75 100 125 150
TA − Free-Air Temperature − °C
Figure 16
10
50 VID = 1
40
AVD = 100
0.1
AVD = 10
AVD = 1
30
0.01
VID = − 1
0.001 20
1k 10 k 100 k 1M 10 M −75 −50 −25 0 25 50 75 100 125 150
f − Frequency − Hz TA − Free-Air Temperature − °C
Figure 17 Figure 18
† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
TA = 25°C VCC = 5 V
120
116
100
112
80
60
108
40 VCC ± = ± 15 V
104
20
0 100
100 1k 10 k 100 k 1M −75 −50 −25 0 25 50 75 100 125 150
f − Frequency − Hz TA − Free-Air Temperature − °C
Figure 19 Figure 20
140
kSVR + 108
120
kSVR −
100 106
80
104
60
40
102
kSVR
kSVR
20 VCC ± = ± 2.5 V to ± 15 V
TA = 25°C
0 100
10 100 1k 10 k 100 k 1M 10 M −75 −50 −25 0 25 50 75 100 125 150
f − Frequency − Hz TA − Free-Air Temperature − °C
Figure 21 Figure 22
† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
CC − Supply Current − mA
3.5
I CC − Supply Current − mA
TA = 25°C 3.4
VCC ± = ± 2.5 V
3
TA = − 55°C 3.2
IIDD
IDD
2.5
3
VO = 0
No Load
2 2.8
0 4 8 12 16 20 24 −75 −50 −25 0 25 50 75 100 125 150
|VCC ±| − Supply Voltage − V TA − Free-Air Temperature − °C
Figure 23 Figure 24
RS = 20 Ω f = 0.1 to 10 Hz
500 TA = 25°C
200
TA = − 55°C
Input Noise Voltage − nV
250
150
0
TA = 125°C
100
−250
TA = 25°C
50
−500
0 −750
1 10 100 1k 10 k 0 2 4 6 8 10
f − Frequency − Hz t − Time − s
Figure 25 Figure 26
† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
6
0.1%
AV = 100
TA = − 55°C AV = 10 RL = 2 kΩ
4 RL = 600 Ω
TA = 25°C 0.01%
2 AV = 10
RL = 2 kΩ
TA = 125°C
0 0.001%
1 10 100 1k 10 k 10 100 1k 10 k 100 k
f − Frequency − Hz f − Frequency − Hz
Figure 27 Figure 28
50
SR + 40
SR − Slew Rate − V/ μ s
SR − Slew Rate − V/ μ s
40 SR+
30
SR −
30
20
20
SR −
VCC ± = ± 15 V
10 VCC ± = ± 15 V
10 AVD = − 1 AVD = − 1
RL = 2 kΩ TA = 25°C
CL = 500 pF
0 0
−75 −50 −25 0 25 50 75 100 125 150 0.01 0.1 1 10
TA − Free-Air Temperature − °C CL − Load Capacitance − nF
Figure 29 Figure 30
† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
NONINVERTING INVERTING
LARGE-SIGNAL LARGE-SIGNAL
PULSE RESPONSE† PULSE RESPONSE†
15 15
TA = 125°C TA = 25°C
10 10
TA = 25°C TA = − 55°C
VO − Output Voltage − V
VO − Output Voltage − V
5 5 TA = 125°C
TA = − 55°C TA = − 55°C
0 0
TA = − 55°C TA = 125°C
−5 −5 TA = 25°C
VO
VO
TA = 25°C
VCC ± = ± 15 V VCC ± = ± 15 V
−10 AVD = 1 −10 AVD = −1
RL = 2 kΩ RL = 2 kΩ
CL = 300 pF TA = 125°C CL = 300 pF
−15 −15
0 1 2 3 4 5 0 1 2 3 4 5
t − Time − μs t − Time − μs
Figure 31 Figure 32
UNITY-GAIN BANDWIDTH†
SMALL-SIGNAL vs
PULSE RESPONSE LOAD CAPACITANCE
100 7
TA = − 55°C VCC ± = ± 15 V
RL = 2 kΩ
6
1 − Unity-Gain Bandwidth − MHz
50 TA = 25°C
VO − Output Voltage − mV
5
TA = 125°C
0 4
3
VO
VCC ± = ± 15 V
−50 AVD = −1
B1
RL = 2 kΩ 2
B
CL = 300 pF
TA = 25°C
−100 1
0 400 800 1200 1600 10 100 1000 10000
t − Time − ns CL − Load Capacitance − pF
Figure 33 Figure 34
† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
φ m − Phase Margin
Gain Margin − dB
TA = 125°C
8 40°
6 30°
TA = 125°C
4 20°
2 10°
VCC ± = ± 15 V
TA = 25°C RL = 2 kΩ
0 0°
10 100 1000 10000 10 100 1000 10000
CL − Load Capacitance − pF CL − Load Capacitance − pF
Figure 35 Figure 36
† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
APPLICATION INFORMATION
www.ti.com 2-May-2017
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
5962-9321603Q2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 5962-
9321603Q2A
TLE2142MFKB
5962-9321603QHA ACTIVE CFP U 10 1 TBD A42 N / A for Pkg Type -55 to 125 9321603QHA
TLE2142M
5962-9321603QPA ACTIVE CDIP JG 8 1 TBD A42 N / A for Pkg Type -55 to 125 9321603QPA
TLE2142M
5962-9321604Q2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 5962-
9321604Q2A
TLE2142
AMFKB
5962-9321604QHA ACTIVE CFP U 10 1 TBD A42 N / A for Pkg Type -55 to 125 9321604QHA
TLE2142AM
5962-9321604QPA ACTIVE CDIP JG 8 1 TBD A42 N / A for Pkg Type -55 to 125 9321604QPA
TLE2142AM
5962-9321605Q2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 5962-
9321605Q2A
TLE2144MFKB
5962-9321605QCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 5962-9321605QC
A
TLE2144MJB
5962-9321606Q2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 5962-
9321606Q2A
TLE2144
AMFKB
5962-9321606QCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 5962-9321606QC
A
TLE2144AMJB
TLE2141ACD ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 2141AC
& no Sb/Br)
TLE2141ACDG4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 2141AC
& no Sb/Br)
TLE2141ACP ACTIVE PDIP P 8 50 Pb-Free CU NIPDAU N / A for Pkg Type TLE2141AC
(RoHS)
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com 2-May-2017
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
Addendum-Page 2
PACKAGE OPTION ADDENDUM
www.ti.com 2-May-2017
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
TLE2141MD ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -55 to 125 2141M
& no Sb/Br)
TLE2141MDR ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -55 to 125 2141M
& no Sb/Br)
TLE2142ACD ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to 70 2142AC
& no Sb/Br)
TLE2142ACDG4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to 70 2142AC
& no Sb/Br)
TLE2142ACDR ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 2142AC
& no Sb/Br)
TLE2142ACDRG4 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 2142AC
& no Sb/Br)
TLE2142AID ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 2142AI
& no Sb/Br)
TLE2142AIDG4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 2142AI
& no Sb/Br)
TLE2142AIDR ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 2142AI
& no Sb/Br)
TLE2142AIDRG4 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 2142AI
& no Sb/Br)
TLE2142AMD ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -55 to 125 E2142A
& no Sb/Br)
TLE2142AMDG4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM E2142A
& no Sb/Br)
TLE2142AMDR ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -55 to 125 E2142A
& no Sb/Br)
TLE2142AMDRG4 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM E2142A
& no Sb/Br)
TLE2142AMFKB ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 5962-
9321604Q2A
TLE2142
AMFKB
TLE2142AMJG ACTIVE CDIP JG 8 1 TBD A42 N / A for Pkg Type TLE2142AMJG
TLE2142AMJGB ACTIVE CDIP JG 8 1 TBD A42 N / A for Pkg Type -55 to 125 9321604QPA
TLE2142AM
Addendum-Page 3
PACKAGE OPTION ADDENDUM
www.ti.com 2-May-2017
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
TLE2142AMUB ACTIVE CFP U 10 1 TBD A42 N / A for Pkg Type -55 to 125 9321604QHA
TLE2142AM
TLE2142CD ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to 70 2142C
& no Sb/Br)
TLE2142CDG4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to 70 2142C
& no Sb/Br)
TLE2142CDR ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to 70 2142C
& no Sb/Br)
TLE2142CDRG4 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to 70 2142C
& no Sb/Br)
TLE2142CP ACTIVE PDIP P 8 50 Pb-Free CU NIPDAU N / A for Pkg Type 0 to 70 TLE2142CP
(RoHS)
TLE2142CPE4 ACTIVE PDIP P 8 50 Pb-Free CU NIPDAU N / A for Pkg Type 0 to 70 TLE2142CP
(RoHS)
TLE2142CPWR ACTIVE TSSOP PW 16 2000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to 70 Q2142
& no Sb/Br)
TLE2142ID ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 105 2142I
& no Sb/Br)
TLE2142IDG4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 105 2142I
& no Sb/Br)
TLE2142IDR ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 105 2142I
& no Sb/Br)
TLE2142IDRG4 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 105 2142I
& no Sb/Br)
TLE2142IP ACTIVE PDIP P 8 50 Pb-Free CU NIPDAU N / A for Pkg Type -40 to 105 TLE2142IP
(RoHS)
TLE2142MD ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -55 to 125 2142M
& no Sb/Br)
TLE2142MDG4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 2142M
& no Sb/Br)
TLE2142MDR ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -55 to 125 2142M
& no Sb/Br)
TLE2142MDRG4 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 2142M
& no Sb/Br)
TLE2142MFKB ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 5962-
9321603Q2A
Addendum-Page 4
PACKAGE OPTION ADDENDUM
www.ti.com 2-May-2017
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
TLE2142MFKB
TLE2142MJGB ACTIVE CDIP JG 8 1 TBD A42 N / A for Pkg Type -55 to 125 9321603QPA
TLE2142M
TLE2142MUB ACTIVE CFP U 10 1 TBD A42 N / A for Pkg Type -55 to 125 9321603QHA
TLE2142M
TLE2144ACN ACTIVE PDIP N 14 25 Pb-Free CU NIPDAU N / A for Pkg Type 0 to 70 TLE2144ACN
(RoHS)
TLE2144AIN ACTIVE PDIP N 14 25 Pb-Free CU NIPDAU N / A for Pkg Type -40 to 85 TLE2144AIN
(RoHS)
TLE2144AINE4 ACTIVE PDIP N 14 25 Pb-Free CU NIPDAU N / A for Pkg Type -40 to 85 TLE2144AIN
(RoHS)
TLE2144AMFKB ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 5962-
9321606Q2A
TLE2144
AMFKB
TLE2144AMJB ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 5962-9321606QC
A
TLE2144AMJB
TLE2144CDW ACTIVE SOIC DW 16 40 Green (RoHS CU NIPDAU Level-1-260C-UNLIM TLE2144C
& no Sb/Br)
TLE2144CDWG4 ACTIVE SOIC DW 16 40 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to 70 TLE2144C
& no Sb/Br)
TLE2144CDWR ACTIVE SOIC DW 16 2000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM TLE2144C
& no Sb/Br)
TLE2144CDWRG4 ACTIVE SOIC DW 16 2000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM TLE2144C
& no Sb/Br)
TLE2144CN ACTIVE PDIP N 14 25 Pb-Free CU NIPDAU N / A for Pkg Type TLE2144CN
(RoHS)
TLE2144CNE4 ACTIVE PDIP N 14 25 Pb-Free CU NIPDAU N / A for Pkg Type TLE2144CN
(RoHS)
TLE2144IDW ACTIVE SOIC DW 16 40 Green (RoHS CU NIPDAU Level-1-260C-UNLIM TLE2144I
& no Sb/Br)
TLE2144IDWG4 ACTIVE SOIC DW 16 40 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 TLE2144I
& no Sb/Br)
TLE2144IDWR ACTIVE SOIC DW 16 2000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM TLE2144I
& no Sb/Br)
Addendum-Page 5
PACKAGE OPTION ADDENDUM
www.ti.com 2-May-2017
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
Addendum-Page 6
PACKAGE OPTION ADDENDUM
www.ti.com 2-May-2017
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF TLE2141, TLE2141A, TLE2142, TLE2142A, TLE2142AM, TLE2142M, TLE2144, TLE2144A, TLE2144AM, TLE2144M :
Addendum-Page 7
PACKAGE MATERIALS INFORMATION
www.ti.com 14-May-2016
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 14-May-2016
Pack Materials-Page 2
PACKAGE OUTLINE
J0014A SCALE 0.900
CDIP - 5.08 mm max height
CERAMIC DUAL IN LINE PACKAGE
1
14
12X .100
[2.54] 14X .014-.026
14X .045-.065 [0.36-0.66]
[1.15-1.65]
.010 [0.25] C A B
.754-.785
[19.15-19.94]
7 8
C SEATING PLANE
.308-.314
[7.83-7.97]
AT GAGE PLANE
4214771/A 05/2017
NOTES:
1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for
reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermitically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
5. Falls within MIL-STD-1835 and GDIP1-T14.
www.ti.com
EXAMPLE BOARD LAYOUT
J0014A CDIP - 5.08 mm max height
CERAMIC DUAL IN LINE PACKAGE
(.300 ) TYP
[7.62] SEE DETAIL B
SEE DETAIL A
1 14
12X (.100 )
[2.54]
SYMM
14X ( .039)
[1]
7 8
SYMM
METAL
4214771/A 05/2017
www.ti.com
MECHANICAL DATA
0.400 (10,16)
0.355 (9,00)
8 5
0.280 (7,11)
0.245 (6,22)
1 4
0.065 (1,65)
0.045 (1,14)
0.023 (0,58)
0°–15°
0.015 (0,38)
0.100 (2,54) 0.014 (0,36)
0.008 (0,20)
4040107/C 08/96
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-
compliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated