STF16N50M2
STF16N50M2
STF16N50M2
STF16N50M2, STP16N50M2
N-channel 500 V, 0.24 Ω typ.,13 A, MDmesh™ M2
Power MOSFETs in DPAK, TO-220FP and TO-220 packages
Datasheet − preliminary data
TAB
Features
3
1 Order codes VDS @ TJmax RDS(on) max. ID
DPAK STD16N50M2
STF16N50M2 550 V 0.28 Ω 13 A
TAB STP16N50M2
Description
These devices are N-channel Power MOSFETs
developed using the MDmesh™ M2 technology.
Thanks to the strip layout associated to an
improved vertical structure, these devices exhibit
both low on-resistance and optimized switching
characteristics. They are therefore suitable for the
most demanding high efficiency converters.
AM15572v1
Contents
1 Electrical ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
2 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2.1 Electrical characteristics (curves) ........................ 6
6 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
1 Electrical ratings
2 Electrical characteristics
Drain-source
V(BR)DSS ID = 1 mA, VGS = 0 500 V
breakdown voltage
Zero gate voltage VDS = 500 V 1 µA
IDSS
drain current (VGS = 0) VDS = 500 V, TC = 125 °C 100 µA
Gate-body leakage
IGSS VGS = ± 25 V ±10 µA
current (VDS = 0)
VGS(th) Gate threshold voltage VDS = VGS, ID = 250 µA 2 3 4 V
Static drain-source
RDS(on) VGS = 10 V, ID = 6.5 A 0.24 0.28 Ω
on-resistance
Table 6. Dynamic
Symbol Parameter Test conditions Min. Typ. Max. Unit
a
is 10 μs
10
n)
R e
ax ar
(o
DS
m is
100 μs
by in th
ite tion
Lim era
d
Op
1 ms
1
10 ms
Tj=150°C
Tc=25°C
Single pulse
0.1
0.1 1 10 100 VDS(V)
10
is
a
)
R are
on
S(
10 μs
D
ax s
m thi
by in
d n
ite tio
m ra
Li pe
100 μs
O
1
1 ms
10 ms
0.1
TJ=150 °C
Tc=25 °C
Single pulse
00.1
0.1 1 10 100 VDS(V)
Figure 6. Safe operating area for (TO-220) Figure 7. Thermal impedance (TO-220)
*,3*/0
,'
$
LV
5 HD
V
RQ
D[ DU
' 6
P LV
E\ WK
V
G LQ
LWH WLRQ
/LP HUD
2S
PV
PV
7M &
7F &
6LQJOHSXOVH
9'6 9
20 20
16 16
12 5V
12
8 8
4 4
4V
0 0
0 4 8 12 16 20 VDS(V) 0 2 4 6 8 10 VGS(V)
Figure 10. Gate charge vs gate-source voltage Figure 11. Static drain-source on-resistance
GIPG2606141304LM GIPG2606141319LM
VGS VDS RDS(on)
(V) VDS (V) (Ω)
VDD=400 V 400 VGS=10V
12
ID=13 A
350
10
300 0.250
8
250
6 200
150 0.240
4
100
2
50
0 0 0.230
0 5 10 15 20 Qg(nC) 0 2 4 6 8 10 12 ID(A)
Figure 12. Capacitance variations Figure 13. Output capacitance stored energy
GIPG2606141318LM GIPG26067141339LM
C Eoss
(pF) (μJ)
4
1000
Ciss
3
100
Coss 2
10
1
Crss
1 0
0.1 1 10 100 VDS(V) 0 100 200 300 400 500 VDS(V)
Figure 14. Normalized gate threshold voltage vs Figure 15. Normalized on-resistance vs
temperature temperature
VGS(th) GIPG2606141354LM GIPG2606141410LM
RDS(on)
(norm) (norm)
VGS=10V
1.1 ID=250 μA
2.2
1.0 1.8
0.9 1.4
0.8 1
0.7 0.6
0.6 0.2
-75 -25 25 75 125 TJ(°C) -75 -25 25 75 125 TJ(°C)
Figure 16. Normalized V(BR)DSS vs temperature Figure 17. Source-drain diode forward
characteristics
GIPG2606141424LM GIPG2606141300LM
V(BR)DSS VSD(V)
(norm)
ID=1 mA 1.2
1.08
1 TJ=-50°C
1.04
0.9
1.00
0.8 TJ=25°C
0.96
0.7
0.88 0.5
-75 -25 25 75 125 TJ(°C) 0 2 4 6 8 10 12 ISD(A)
3 Test circuits
Figure 18. Switching times test circuit for Figure 19. Gate charge test circuit
resistive load
VDD
12V 47kΩ
1kΩ
100nF
RL 2200 3.3
μF μF
VDD IG=CONST
VD Vi=20V=VGMAX 100Ω D.U.T.
VGS
2200
RG D.U.T. VG
μF 2.7kΩ
PW
47kΩ
PW 1kΩ
AM01468v1 AM01469v1
Figure 20. Test circuit for inductive load Figure 21. Unclamped inductive load test circuit
switching and diode recovery times
A A A L
D
FAST L=100μH
G D.U.T. DIODE
VD
2200 3.3
μF μF VDD
S B 3.3 1000
B B μF μF
25 Ω VDD
D ID
G
RG S
Vi D.U.T.
Pw
AM01470v1 AM01471v1
Figure 22. Unclamped inductive waveform Figure 23. Switching time waveform
9 %5 '66 ton toff
tr tdoff tf
9' tdon
90% 90%
,'0
10%
B3
A 2.20 2.40
A1 0.90 1.10
A2 0.03 0.23
b 0.64 0.90
b4 5.20 5.40
c 0.45 0.60
c2 0.48 0.60
D 6.00 6.20
D1 5.10
E 6.40 6.60
E1 4.70
e 2.28
e1 4.40 4.60
H 9.35 10.10
L 1.00 1.50
(L1) 2.80
L2 0.80
L4 0.60 1.00
R 0.20
V2 0° 8°
)3B3
7012510_Rev_K_B
A 4.4 4.6
B 2.5 2.7
D 2.5 2.75
E 0.45 0.7
F 0.75 1
F1 1.15 1.70
F2 1.15 1.70
G 4.95 5.2
G1 2.4 2.7
H 10 10.4
L2 16
L3 28.6 30.6
L4 9.8 10.6
L5 2.9 3.6
L6 15.9 16.4
L7 9 9.3
Ø 3 3.2
0015988_typeA_Rev_T
A 4.40 4.60
b 0.61 0.88
b1 1.14 1.70
c 0.48 0.70
D 15.25 15.75
D1 1.27
E 10 10.40
e 2.40 2.70
e1 4.95 5.15
F 1.23 1.32
H1 6.20 6.60
J1 2.40 2.72
L 13 14
L1 3.50 3.93
L20 16.40
L30 28.90
∅P 3.75 3.85
Q 2.65 2.95
10 pitches cumulative
tolerance on tape +/- 0.2 mm
Top cover P0 D P2
T tape
E
F
K0 W
B1 B0
Bending radius
User direction of feed
AM08852v1
40 mm min.
Access hole
At slot location
A N
AM08851v2
mm mm
Dim. Dim.
Min. Max. Min. Max.
A0 6.8 7 A 330
B0 10.4 10.6 B 1.5
B1 12.1 C 12.8 13.2
D 1.5 1.6 D 20.2
D1 1.5 G 16.4 18.4
E 1.65 1.85 N 50
F 7.4 7.6 T 22.4
K0 2.55 2.75
P0 3.9 4.1 Base qty. 2500
P1 7.9 8.1 Bulk qty. 2500
P2 1.9 2.1
R 40
T 0.25 0.35
W 15.7 16.3
6 Revision history
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on
ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or
the design of Purchasers’ products.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.