MLX81332 Product Abstract Melexis

MLX81332 smart LIN Driver for small motors <1A
Product Abstract
1. Features and Benefits

 Motor driver  Periphery
 Driver for DC/BLDC/Stepper motor  Configurable RC-clock 12..32 MHz
 Ron=0.8Ω typ. for 1 half-bridge + shunt  8x general purpose IO’s, digital, analog,
1x high-voltage input, SPI, I2C-slave,
 2x NFET for each half-bridge UART
 on-chip charge-pump for top-NFETs  5x 16-bit motor PWM timers
 Vds protection for all NFETs  2x 16-bit timers
 Microcontroller:  10-bit ADC with < 6 µs conversion time
 MLX16-FX, application CPU with multiple channels and different
ADC references
 MLX4, communication CPU
 Differential current sense amplifier
 2x watch-dog
 Temperature sensor, over-temperature
 +50 input interrupt controller detection
 Common purpose timer  Over-current detection, over-voltage
 Memories split per CPU and under-voltage protection
 MLX16-FX memories:  Voltage regulators
 32 kByte Flash with ECC  Internal voltage regulators, directly
powered from 12V battery supply
 10 kByte ROM
 Operating voltage Vs = 5.5V to 20V
 2 kByte RAM
 Operation down to 3.5V with reduced
 512 Byte EEPROM
analog characteristics, down to 3V
 MLX4 memories: without losing register content, down
to 1.5V with intact RAM memory
 6 kByte ROM
 Low standby current consumption of
 512 Byte RAM
typ 25µA (max 50 µA) in sleep mode
 Pin-compatible drivers in SO8 and QFN24
 Wake-up possible via LIN, external pins
 MLX81330 < 0.5A or internal wake-up timer
 MLX81332 < 1A  Bus interface
 Automotive AEC-Q100 qualified  LIN 2.x/SAE J2602 and ISO17987-4
compliant LIN slave
2. Application Examples
 Small Stepper/BLDC flap or valve, up to 1A per phase
 Small DC flap or valve, or single-coil fan, up to 1.4A

Product Abstract
3. Ordering Information
Order Code Temp. Range Package Delivery Remark
MLX81332 LLW-BMC-202-RE -40 - 150 °C QFN24_WF 4x4 Reel DC/BLDC/Stepper with 8x IO
MLX81332 LDC-BMC-002-RE -40 - 150 °C SO8-ep Reel BLDC with 1x IO, auto-address
MLX81332 LDC-BMC-102-RE -40 - 150 °C SO8-ep Reel Stepper, auto-address

MLX81332 LDC-BMC-202-RE -40 - 150 °C SO8-ep Reel DC/BLDC/Stepper with 1x IO
MLX81332 LDC-BMC-302-RE -40 - 150 °C SO8-ep Reel DC motor, 3x IO
Table 1 – Ordering information
4. Family Concept
MLX81330 MLX81332 MLX81334**
MCU Memory 32 KB Flash 32 KB Flash 64 KB Flash
+ 14 KB ROM + 16 KB ROM + 16 KB ROM
MCU EEPROM 64x 8 Byte 64x 8 Byte 64x 8 Byte
MCU RAM 2.5 KB 2.5 KB 4.5 KB
Driver 4x Driver on-chip 4x Driver on-chip 4x Driver on-chip
typ. 3Ω Halfbridge typ. 0.8Ω Halfbridge typ. 0.8Ω Halfbridge
IO pins (analog, digital) 3x LV + 1x HV/LV 7x LV + 1x HV/LV 7x LV + 1x HV/LV
Motor current sense Low side, Low side, Low side,
On-chip On-chip On-chip
Sensor interface (3V/5V supply) analog, pwm, spi, analog, pwm, spi, analog, pwm, spi,
sent, I2C sent, I2C, uart sent, I2C, uart
Sensorless support (hw + sw) Yes Yes Yes
LIN auto-address support (AA) Yes Yes Yes
Maximum IC Temperature Tj = 175C Tj = 175C Tj = 175C
(with validated mission profile)
Package QFN24, 4x4 QFN24, 4x4 QFN32,5x5
SO8-ep SO8-ep ** roadmap
Table 2 – Famiy Overview
5. Revision history
Version Date Description
1.0 10/11/2020 Initial MLX81332 product abstract
Table 3 – Revision history
Doc. № 390108133202 – Revision 1.0 – 10.11.2020 Page 2 of 25

Product Abstract
6. Contents
1. Features and Benefits ............................................................................................................................ 1
2. Application Examples............................................................................................................................. 1
3. Ordering Information ............................................................................................................................ 2
4. Family Concept ...................................................................................................................................... 2
5. Revision history ..................................................................................................................................... 2
6. Contents ................................................................................................................................................ 3
7. IC Block diagram .................................................................................................................................... 4
8. Technical description ............................................................................................................................. 5
8.1. Package data QFN24........................................................................................................................... 5
8.2. Package data SO8-ep .......................................................................................................................... 6
8.3. Package Pin-out .................................................................................................................................. 7
8.4. Package Marking ............................................................................................................................... 11
9. Typical application schematic .............................................................................................................. 12
10. Electrical characteristics .................................................................................................................... 13
10.1. Absolute maximum ratings ............................................................................................................ 13
10.2. Operating range .............................................................................................................................. 14
10.3. Electrical specifications .................................................................................................................. 15
10.3.1. Current consumption ............................................................................................................... 15
10.3.2. Supply system ........................................................................................................................... 15
10.3.3. Clock generation ....................................................................................................................... 17
10.3.4. Motor driver module ................................................................................................................ 18
10.3.5. VSM supply sensor.................................................................................................................... 19
10.3.6. Over-temperature detection ................................................................................................... 19
10.3.7. ADC ............................................................................................................................................ 20
10.3.8. IO ............................................................................................................................................... 21
10.3.9. LIN.............................................................................................................................................. 22
11. Disclaimer .......................................................................................................................................... 25

Product Abstract
7. IC Block diagram
MLX81332 block diagram VDDA VS VSM
QFN24, SO8
Supply system
IO7 VAUX
IO6 Bandgap
POR regulator
Bias
… IO clkgen UV
IO0 32MHz 1MHz 10kHz VDDD VDDA

VSM
regulator regulator
OV/UV
OV/UV OV/UV
Digital
MLX16FX
App CPU I2C
Motor driver
Flash 32kB
EEPROM 512B SPI
RAM 2kB Timers

System bus
ROM 10kB PWM

T
W
RAM 0.5kB
Test ATB V
LIN control pre-driver
VS OV/UV
U
HS-VDS OV
ROM 6kB
LIN control
Diagnostics OC
OT
MLX4 Over-
ADC i/f
LIN control temp.
detection
Rx/Tx
LIN
...
mux
ADC
...
LININ LIN PHY
Auto-address
LINOUT
Current sense amp
GND
Figure 1 – IC Block diagram

Product Abstract
8. Technical description
8.1. Package data QFN24
Figure 2 – Package data QFN24

Product Abstract
8.2. Package data SO8-ep
Figure 3 – Package Drawing SOIC8 with exposed pad

Product Abstract
8.3. Package Pin-out
VDDA
VSM
IO5
IO4
VS
nc
24 23 22 21 20 19
VSM 1 18 IO3
T 2 17 IO2
W 3 QFN24 16 IO1
2
V 4 4x4mm 15 IO0
U 5 14 IO7
nc 6 13 IO6
7 8 9 10 11 12
GND
GND
LINOUT
nc
nc
LININ
Figure 4 – Pin-out diagram QFN24 (-2xx variant)
SO8-ep package variants to optimize system BOM, PCB wiring and solution cost, are available on request for
high-volume applications >5M/yr.
IO0 1 8 VS
W 2 SOIC8-ep 7 LINOUT
V 3 0xx 6 LININ
U 4 5 GND
Figure 5 – Pin-out diagram SO8-ep (-0xx variant)
T 1 8 VS
W 2 SOIC8-ep 7 LINOUT
V 3 1xx 6 LININ
U 4 5 GND

Product Abstract
T 1 8 VS
W 2 SOIC8-ep 7 IO0
V 3 2xx 6 LIN
U 4 5 GND
VS 1 8 IO3
W 2 SOIC8-ep 7 IO2
V 3 3xx 6 IO0
GND 4 5 LIN
# Pin name Description Comment

QFN24, 4x4mm All pins accessible -2xx variant
1 VSM Supply voltage for motor driver
2 T T-phase
3 W W-phase
4 V V-phase
5 U U-phase
6 nc
7 GND Ground
8 nc
9 GND Ground
10 nc
11 LIN-IN LIN input
12 LIN-OUT LIN output (for auto-addressing)
13 IO6 LVIO (also used for sw debug)
14 IO7 LVIO (also used for sw debug)

Product Abstract
# Pin name Description Comment

QFN24, 4x4mm All pins accessible -2xx variant
15 IO0 LVIO + HVI (high-voltage input)
16 IO1 LVIO
17 IO2 LVIO
18 IO3 LVIO
19 IO4 LVIO
20 IO5 LVIO
21 nc
22 VDDA 3.3V analog supply voltage
23 VS Supply voltage for MCU
24 VSM Supply voltage for motor driver
Table 4 – Pin-out description for QFN24

Product Abstract
SO8-ep 8-pins accessible -0xx variant (BLDC, auto-address, 1x IO)

2 W W-phase
3 V V-phase
4 U U-phase
5 GND Ground
6 LIN-in LIN input
7 LIN-out LIN output (for auto-addressing)

8 VS Supply voltage (MCU + Driver)
Table 5 – Pin-out description for SO8-ep, -0xx variant
SO8-ep 8-pins accessible -1xx variant (Stepper, auto-address)

2 W W-phase
3 V V-phase
4 U U-phase
5 GND Ground
6 LIN-in LIN input
7 LIN-out LIN output (for auto-addressing)

SO8-ep 8-pins accessible -2xx variant (DC/BLDC/Stepper, 1x IO)
1 T T-phase
2 W W-phase
3 V V-phase
4 U U-phase
5 GND Ground
6 LIN-in LIN input


Product Abstract
SO8-ep 8-pins accessible -3xx variant (DC motor, 3x IO)

2 W W-phase
3 V V-phase
4 GND Ground
5 LIN-in LIN input

7 IO2 LVIO (low-voltage input)
8 IO3 LVIO (high-voltage input)
8.4. Package Marking
Figure 9 – Package Marking QFN24
Figure 10 – Package Marking SOIC8-EP

Product Abstract
9. Typical application schematic

In the following schematic examples, external components are indicated that may be needed to protect the IC
against EMC / ESD pulses. Depending on ECU conditioned power, overvoltage and reverse polarity discretes may
not be needed. Capacitor discretes or capacitor values will depend on specific OEM ESD/EMC requirements
U V W T
Stepper/BLDC/DC
motor connections
VBAT
nc U V W T VSM
GND VSM
nc VS
GND GND MLX81332-QFN24 3.3V

LLW-BMC-2xx
nc nc
LIN LIN-IN IO5

exposed pad well-soldered to GND
+ thermal via’s to backside GND plane
LIN-OUT IO4
IO6 IO7 IO0 IO1 IO2 IO3
optional sensors
supplied by 3.3V
Figure 11 – Typical motor schematic with MLX81332 in QFN24
GND GND U U
Stepper/BLDC/DC
motor connections
LIN LIN V V
MLX81332-SO8-ep
LDC-BMC-2xx
HV IO0 W W
input
exposed pad well-soldered to GND
+ thermal via’s to backside GND plane
VBAT VS T T
Figure 12 – Typical motor schematic with MLX81332 in SO8-ep

Product Abstract
10. Electrical characteristics

10.1. Absolute maximum ratings
Parameter Symbol Min. Typ. Max. Unit Condition
Supply voltage VS, VSM -0.3 28 V
Supply voltage VS, VSM -0.3 40 V t < 500ms
Supply voltage
VS.tr1 -100 V ISO 7637-2 pulse 1 [1]
transient
Supply voltage
VS.tr2 75 V ISO 7637-2 pulse 2 [1]
transient
Supply voltage
VS.tr3 -150 100 V ISO 7637-2 pulses 3a, 3b [1]
transient
Output voltage VDDA -0.3 3.6 V
LIN bus voltage VLIN -40 V Referenced to VS
LIN bus voltage VLIN 40 V Referenced to GND
LIN bus voltage
VLIN.tr1 -30 V ISO 7637-3 DCC slow – [2]
transient
LIN bus voltage
VLIN.tr2 30 V ISO 7637-3 DCC slow + [2]
transient
LIN bus voltage
VLIN.tr3 -150 100 V ISO 7637-2 pulses 3a, 3b [2]
transient
IO0 (HV input mode)
Analog HV voltage VAN_HV -0.3 VS+0.3 V
U, V, W, T
Analog LV voltage VAN_LV -0.3 VDDA+0.3 V IO0...7
Digital input voltage VIN_DIG -0.3 VDDA+0.3 V IO0…7
Digital output
VOUT_DIG -0.3 VDDA+0.3 V IO0...7
voltage
ESD HBM capability ESD_HBM -2 2 kV All pins except LININ, LINOUT
ESD_HBM_
ESD HBM capability -6 6 kV Pins LININ, LINOUT
LIN
ESD CDM capability ESD_CDM -500 500 V All pins
Junction
TJ -55 175 ºC
temperature
Table 9 – Absolute maximum ratings

[1] ISO 7637 test pulses are applied to VS via a reverse polarity diode and blocking capacitor.
[2] ISO 7637 test pulses are applied to LIN via a coupling capacitance of 1nF.

Product Abstract
10.2. Operating range

Supply voltage VS 6.5 12 20 V Driver full performance
Supply voltage VS 5.5 6.5 V Driver reduced performance [1]
Supply voltage VS 4 20 V Analog full performance
Supply voltage VS 3.5 4 V Analog reduced performance [2]
Supply voltage VS 3 20 V Digital functional
Supply voltage VS 1.5 20 V SRAM content valid
Junction
TJ -40 175 ºC Limited time at Tj=175 ºC [3]
temperature
Table 10 – Operating range
[1] Motor driver is functional at reduced performance (higher bridge resistance, reduced accuracy of current sense amplifier)
[2] 3.3V regulator is functional at reduced performance (lower current capability)
[3] Extended temperature range with Tj=175 ºC is only allowed for a limited time, customer’s mission profile has to be
agreed by Melexis as an obligatory part of the Part Submission Warrant (PSW).

Product Abstract
10.3. Electrical specifications
10.3.1. Current consumption

Normal working
INOM 10 15 mA
current
Sleep mode current ISLEEP 25 50 µA VS=13V
Stop mode current ISTOP 250 500 µA
Holding current IHOLD 5 7 mA
Table 11 – Electrical specifications : current consumption
10.3.2. Supply system

10.3.2.1. VDDA 3.3V regulator (5V option, external C: 0 … 220nF)

3.3V analog supply Bandgap and VDDA regulator
VDDA 3.2 3.3 3.4 V
voltage (default) trimmed
3.3V current
IVDDA 15 mA VS >= 4V
capability
3.3V external current IVDDA_
0 10 mA VS >= 4V
capability EXT
3.3V under-voltage VTH_UV_
2.75 2.85 2.95 V VDDA ramping down
detection threshold VDDA
3.3V under-voltage VHY_UV_
0.1 0.15 V
detection hysteresis VDDA
5V option (SWITCH_VDDA_TO_5V=1)
5V analog supply Bandgap and VDDA regulator
VDDA 4.85 5 5.15 V
voltage (option) trimmed
5V current capability IVDDA 15 mA VS >= 5.5V
5V external current IVDDA_
0 10 mA VS >= 5.5V
capability EXT
5V under-voltage VTH_UV_
3.95 4.1 4.25 V VDDA ramping down
detection threshold VDDA
5V under-voltage VHY_UV_
0.1 0.15 V
detection hysteresis VDDA
Table 12 – Electrical specifications : VDDA regulator

Product Abstract
10.3.2.2. VDDD 1.8V regulator

1.8V digital supply Bandgap and VDDD regulator
VDDD 1.8 1.875 1.95 V
voltage trimmed
1.8V current
IVDDD 15 mA
capability
Table 13 – Electrical specifications : VDDD regulator
10.3.2.3. VS under-voltage and over-voltage detection

VS under-voltage VTH_UV_
3.5 4 4.5 V PRUV_VS=0
detection threshold VS
4.5 5 5.5 V PRUV_VS=1
5.5 6 6.5 V PRUV_VS=2
6.5 7 7.5 V PRUV_VS=3
7.5 8 8.5 V PRUV_VS=4
8.5 9 9.5 V PRUV_VS=5
VS under-voltage VHY_UV_
0.1 0.5 1 V
detection hysteresis VS
VS over-voltage VTH_OV_
20 22 24 V PROV_VS=0
22 24 26 V PROV_VS=1
38 40 42 V PROV_VS=2
VS over-voltage VHY_OV_
1 2 3 V
detection hysteresis VS
Table 14 – Electrical specifications : VS over- and under-voltage detection

Product Abstract
10.3.2.4. Wake-up circuit

Wake-up filter time TFILT_W
15 80 µs
IO pins U_IO
Wake-up filter time TFILT_W
28 125 µs
LIN pin U_LIN
Wake-up time
TWU_INT n/a WUI=00 (no wake-up)
internal timer
Wake-up time 4096 /
TWU_INT WUI=01 (~0.4 s)
internal timer FOSC_10K
Wake-up time 8192 /
Wake-up time 16384 /
Table 15 – Electrical specifications : wake-up circuit
10.3.2.5. Bandgap

Bandgap voltage VBG 1.15 1.185 1.22 V Trimmed
Bandgap voltage
TC_VBG 180 ppm/K
temperature coeff.
Table 16 – Electrical specifications : bandgap
10.3.3. Clock generation

Frequency 1MHz
FOSC_1M -5% 1 +5% MHz Trimmed
oscillator
Frequency 32MHz FOSC_32
-5% 32 +5% MHz Trimmed
oscillator M
Frequency 10kHz
FOSC_10K 5 10 20 kHz
oscillator
TIMING_ Timing accuracy after sw correction
Timing accuracy -1.5% 1.5% %
ACC using EEPROM calibration values
Table 17 – Electrical specifications : clock generation

Product Abstract
10.3.4. Motor driver module

10.3.4.1. Charge Pump clock

Charge pump clock
FOSC_CP 51 60 69 MHz Trimmed
frequency
Charge pump clock
FOSC_CP 71 82 93 MHz Trimmed (default)
frequency
Table 18 – Electrical specifications : driver clock
10.3.4.2. Output stage

Half-bridge phase
IHB 1.0 Apk During normal operation
current
Half-bridge phase
IHB 0.7 Arms During normal operation
current
Half-bridge
RHB 0.8 1.6 Ω TopFET + BottomFet + Shunt
resistance
For switching PWM
Duty cycle range of
DC_OUT 2 98 % (0% or 100% can be set as well)
PWM output
PWM frequency = 20kHz
Duty cycle of PWM PWM duty cycle setting = 2%
DC_OUT 1 3 %
output PWM frequency = 20kHz
Duty cycle of PWM PWM duty cycle setting = 98%
DC_OUT 97 99 %
output PWM frequency = 20kHz
FET over-current ITH_DS_H
1.6 2.2 2.8 A
detection threshold S
FET over-current
IHY_DS 0.1 A
detection hysteresis
Table 19 – Electrical specifications : output stage
10.3.4.3. Current sense amplifier

Sense resistor RCS 0.1 0.2 Ω
Input range ICS -2 2 A Current sensing range
High-end range extension for over-
Input range ICS 4 A
current detection

Product Abstract

Over-current
ITH_OC -2 4 A Adjustable through 8bit DAC
detection threshold
Over-current
detection threshold ITH_OC -10 10 % OCD threshold = 2A
accuracy
Over-current settling TSET_ 10 µs Settling time after adjustment
time TH_OC
Gain GCS 0.38 0.4 0.42 V/A Trimmed and calibrated
Offset VCSO 1.215 1.25 1.285 V Trimmed and calibrated
Table 20 – Electrical specifications : current sense amplifier
10.3.5. VSM supply sensor

Voltage range for
28 V Measurement of VSM/21
ADC measurement
VSM filter cut-off
4 kHz
frequency
Table 21 – Electrical specifications : VSM supply sensor
10.3.6. Over-temperature detection

OTD threshold TTH_OT 175 185 195 ºC Temperature ramping up
OTD threshold TTH_OT 150 160 170 ºC Temperature ramping down
OTD hysteresis THY_OT 10 25 ºC
Table 22 – Electrical specifications : over-temperature detection

Product Abstract
10.3.7. ADC
Reference voltage VREFADC VDDA V
Reference voltage VREFADC 2.45 2.5 2.55 V Trimmed and calibrated
Resolution 10 bit
Conversion time TCONV 6 µs
DNL -1 1 LSB
INL -3 3 LSB
ADC LV channel
(with 1/1.36 divider) -45 45 mV 0V – 3.3V input
accuracy
ADC HV channel
<5V input, calibrated acc.
(with 1/21 divider) -0.30 0.30 V
calibration document
accuracy
ADC HV channel
(with 1/21 divider) -0.60 0.60 V
accuracy
ADC VSMF channel
(with 1/21 divider) -0.20 0.20 V
accuracy
ADC VSMF channel
(with 1/21 divider) -0.30 0.30 V
accuracy
ADC temperature Calibrated acc. calibration
-10 10 ºC
channel accuracy document
ADC channel select 0 25 See datasheet
Table 23 – Electrical specifications : ADC

Product Abstract
10.3.8. IO
Input threshold level
2.4 V
LH
Input threshold level
1 V
HL
Input hysteresis 0.1 V
Output voltage L,
0.4 V ILOAD = 2mA
IO1…7
Output voltage L,
0.5 V ILOAD = 2mA
IO0
Output voltage H, VDDA -
V ILOAD = 2mA
IO1…7 0.4V
Output voltage H, VDDA -
V ILOAD = 2mA, VS > 5.5V
IO0 0.5V
Input voltage range
IO0
for high-voltage ADC 0 28 V
Measurement of IO0/21
measurement
Input voltage range
IO0...7
for low-voltage ADC 0 VDDA V
Measurement of IOx/1.36
measurement
I2C SDA hold time IO0 pin, SDAFILT_IO=00,
0 35 70 ns
(vs SCL) setting for Fast-mode Plus
I2C SDA hold time
180 260 340 ns IO0 pin, SDAFILT_IO=01
(vs SCL)
I2C SDA hold time
240 330 420 ns IO0 pin, SDAFILT_IO=10
(vs SCL)
IO0 pin, SDAFILT_IO=11,
I2C SDA hold time
360 500 640 ns setting for Standard-mode and
(vs SCL)
Fast-mode
Table 24 – Electrical specifications : IO

Product Abstract
10.3.9. LIN
10.3.9.1. LIN transceiver - static

Transmitter internal
CLIN 30 40 pF Response on 14V pulse via 1K
capacitance [1]
Bus short circuit
IBUS_LIM 40 100 200 mA VLIN = VS = 27V, VTxD = 0V
current
Pull up resistance
RSLAVE 20 35 60 kΏ VDISTERM = 0
bus, untrimmed
Pull up current bus, ISLAVE_SL VLIN = 0V,
-50 -20 -5 µA
sleep mode EEP VSBY = VAUX, VEN =0
Dominant input
VLIN =0V, VS =12V,
leakage current IBUS_PAS
-600 µA VTxD = VDDD, VDISTERM = 0
including pull up _dom
VEN = VDDD, VSBY = 0
resistor
Recessive input IBUS_PAS VEN = VDDD, VSBY = 0,
0.25 1 µA
leakage current _rec VTxD = VDDD, VLIN > VS
Bus reverse current IBUS_NO VS = 0V,
0.25 1 µA
loss of battery [2] _BAT 0V < VLIN < 27V
Bus current during IBUS_NO VS = VGND = 12V,
-100 1 µA
loss of ground [2] _GND 0 < VLIN < 27V
Transmitter
dominant output VolBUS 0 0.2×VS V Rload = 500Ω
voltage [2]
Transmitter VEN = VDDD, VSBY = 0,
recessive output VohBUS 0.8×VS 1×VS V VTxD = VDDD
voltage [2] or sleep mode
Receiver dominant
VBUSdom 0.4×VS V
voltage
Receiver recessive
VBUSrec 0.6×VS V
voltage
Center point of VBUS_CN 0.475× 0.5× 0.525× V VBUS_cnt = (Vth_dom+
receiver threshold T VS VS VS Vth_rec)/2
0.175×
Receiver hysteresis VHYS V VHYS = (Vth_rec –Vth_dom)
VS
Table 25 – Electrical specifications : LIN transceiver – static
[1] No production test, guaranteed by design and qualification

[2] In accordance to SAE J2602

Product Abstract
10.3.9.2. LIN transceiver – dynamic

Propagation delay
trx_pdf 6 µs CRxD = 25pF, falling edge
receiver [1]
Propagation delay
trx_pdr 6 µs CRxD = 25pF, rising edge
receiver [1]
Propagation delay
trx_sym -2 2 µs Calculate trx_pdf – trx_pdr
receiver symmetry
Receiver debounce
trx_deb 0.5 4 µs LIN rising & falling edge
time [2]
20kbps operation,
LIN duty cycle 1
D1 0.396 normal mode
[2] [3] [5]
Vs = 7 to 18V
20kbps operation,
LIN duty cycle 2
D2 0.581 normal mode
[2] [3] [5]
Vs = 7 to 18V
10.4kbs operation, low speed
LIN duty cycle 3
D3 0.417 mode
[2] [3] [5]
Vs = 7 to 18V
10.4kbs operation, low speed
LIN duty cycle 4
D4 0.590 mode
[2] [3] [5]
Vs = 7 to 18V
tREC(MAX) – 10.4kbs operation, low speed
Δt3 15.9 µs
tDOM(MIN) [4] [5] mode
tDOM(MAX) – 10.4kbs operation, low speed
Δt4 17.28 µs
tREC(MIN) [4] [5] mode
Slew rate on pin LIN
dV/dt between duty cycle
normal mode, 1.7 V/ µs
measurement points, Vs=12V
untrimmed
Slew rate on pin LIN
dV/dt between duty cycle
low speed mode, 0.85 V/ µs
measurement points, Vs=12V
untrimmed
TxD dominant
ttxd_to 15 ms Normal mode, vTxD = 0V
timeout [6]
Table 26 – Electrical specifications : LIN transceiver – dynamic
[1] This parameter is tested by applying a square wave signal to the LIN. The minimum slew rate for the LIN rising and falling
edges is 50V/us
[2] See Figure 13
[3] Standard loads for duty cycle measurements are 1KΩ/1nF, 660Ω/6.8nF, 500Ω/10nF, internal master termination disabled
[4] In accordance to SAE J2602, see Figure 14

Product Abstract
[5] For supply voltage ranges Vs=5.5…7V and Vs=18…27V parametric deviations are possible (target specification is w/o
deviations & ppK>2.0)
[6] Parameter in relation to internal signal TxD
Figure 13 – LIN timing diagram (reference LIN2.1 specification)
Figure 14 – LIN timing diagram, relation between propagation delay and duty cycle
(reference SAE J2602 specification)

Product Abstract
11. Disclaimer
The content of this document is believed to be correct and accurate. However, the content of this document is furnished "as is" for informational use only and no representation, nor
warranty is provided by Melexis about its accuracy, nor about the results of its implementation. Melexis assumes no responsibility or liability for any errors or inaccuracies that may
appear in this document. Customer will follow the practices contained in this document under its sole responsibility. This do cumentation is in fact provided without warranty, term,
or condition of any kind, either implied or expressed, including but not limited to warranties of merchantability, satisfactory quality, non-infringement, and fitness for purpose.
Melexis, its employees and agents and its affiliates' and their employees and agents will not be responsible for any loss, however arising, from the use of, or reliance on this document.
Notwithstanding the foregoing, contractual obligations expressly undertaken in writing by Melexis prevail over this disclaimer.
This document is subject to change without notice, and should not be construed as a commitment by Melexis. Therefore, before placing orders or prior to designing the product into
a system, users or any third party should obtain the latest version of the relevant information.
Users or any third party must determine the suitability of the product described in this document for its application, including the level of reliability required and determine whether
it is fit for a particular purpose.
This document as well as the product here described may be subject to export control regulations. Be aware that export might require a prior authorization from competent
authorities. The product is not designed, authorized or warranted to be suitable in applications requiring extended temperature range and/or unusual environmental requirements.
High reliability applications, such as medical life-support or life-sustaining equipment or avionics application are specifically excluded by Melexis. The product may not be used for
the following applications subject to export control regulations: the development, production, processing, operation, maintenance, storage, recognition or proliferation of:
1. chemical, biological or nuclear weapons, or for the development, production, maintenance or storage of missiles for such weapons;
2. civil firearms, including spare parts or ammunition for such arms;
3. defense related products, or other material for military use or for law enforcement;
4. any applications that, alone or in combination with other goods, substances or organisms could cause serious harm to persons or goods and that can b e used as a means of
violence in an armed conflict or any similar violent situation.
No license nor any other right or interest is granted to any of Melexis' or third party's intellectual property rights.
If this document is marked “restricted” or with similar words, or if in any case the content of this document is to be reasonably understood as being confidential, the recipient of this
document shall not communicate, nor disclose to any third party, any part of the document without Melexis’ express written consent. The recipient shall take all necessary measures
to apply and preserve the confidential character of the document. In particular, the recipient shall (i) hold document in confidence with at least the same degree of care by which it
maintains the confidentiality of its own proprietary and confidential information, but no less than reasonable care; (ii) restrict the disclosure of the document solely to its employees
for the purpose for which this document was received, on a strictly need to know basis and providing that such persons to whom the document is disclosed are bound by confidentiality
terms substantially similar to those in this disclaimer; (iii) use the document only in connection with the purpose for which this document was received, and reproduce document only
to the extent necessary for such purposes; (iv) not use the document for commercial purposes or to the detriment of Melexis or its customers. The confidentiality obligations set forth
in this disclaimer will have indefinite duration and in any case they will be effective for no less than 10 years from the receipt of this document.
This disclaimer will be governed by and construed in accordance with Belgian law and any disputes relating to this disclaimer will be subject to the exclusive jurisdiction of the courts
of Brussels, Belgium.
The invalidity or ineffectiveness of any of the provisions of this disclaimer does not affect the validity or effectiveness of the other provisions.
The previous versions of this document are repealed.
Melexis © - No part of this document may be reproduced without the prior written consent of Melexis. (2020)
IATF 16949 and ISO 14001 Certified

MLX81332 Product Abstract Melexis

Uploaded by

Copyright:

Available Formats

MLX81332 Product Abstract Melexis

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

MLX81332 Product Abstract Melexis

Uploaded by

Copyright:

Available Formats

MLX81332 smart LIN Driver for small motors <1A

1. Features and Benefits

 Driver for DC/BLDC/Stepper motor  Configurable RC-clock 12..32 MHz

 Small DC flap or valve, or single-coil fan, up to 1.4A

MLX81332 LDC-BMC-102-RE -40 - 150 °C SO8-ep Reel Stepper, auto-address

Table 1 – Ordering information

Table 2 – Famiy Overview

Table 3 – Revision history

Doc. № 390108133202 – Revision 1.0 – 10.11.2020 Page 2 of 25

Doc. № 390108133202 – Revision 1.0 – 10.11.2020 Page 3 of 25

IO0 32MHz 1MHz 10kHz VDDD VDDA

RAM 2kB Timers

ROM 10kB PWM

LININ LIN PHY

Figure 1 – IC Block diagram

Doc. № 390108133202 – Revision 1.0 – 10.11.2020 Page 4 of 25

Figure 2 – Package data QFN24

Doc. № 390108133202 – Revision 1.0 – 10.11.2020 Page 5 of 25

8.2. Package data SO8-ep

Figure 3 – Package Drawing SOIC8 with exposed pad

Doc. № 390108133202 – Revision 1.0 – 10.11.2020 Page 6 of 25

8.3. Package Pin-out

Figure 4 – Pin-out diagram QFN24 (-2xx variant)

Figure 5 – Pin-out diagram SO8-ep (-0xx variant)

Figure 6 – Pin-out diagram SO8-ep (-1xx variant)

Doc. № 390108133202 – Revision 1.0 – 10.11.2020 Page 7 of 25

Figure 7 – Pin-out diagram SO8-ep (-2xx variant)

Figure 8 – Pin-out diagram SO8-ep (-3xx variant)

# Pin name Description Comment

Doc. № 390108133202 – Revision 1.0 – 10.11.2020 Page 8 of 25

# Pin name Description Comment

Table 4 – Pin-out description for QFN24

Doc. № 390108133202 – Revision 1.0 – 10.11.2020 Page 9 of 25

SO8-ep 8-pins accessible -0xx variant (BLDC, auto-address, 1x IO)

1 IO0 LVIO + HVI (high-voltage input)

7 LIN-out LIN output (for auto-addressing)

Table 5 – Pin-out description for SO8-ep, -0xx variant

SO8-ep 8-pins accessible -1xx variant (Stepper, auto-address)

1 IO0 LVIO + HVI (high-voltage input)

7 LIN-out LIN output (for auto-addressing)

Table 6 – Pin-out description for SO8-ep, -1xx variant

SO8-ep 8-pins accessible -2xx variant (DC/BLDC/Stepper, 1x IO)

7 IO0 LVIO + HVI (high-voltage input)

Table 7 – Pin-out description for SO8-ep, -2xx variant

Doc. № 390108133202 – Revision 1.0 – 10.11.2020 Page 10 of 25

SO8-ep 8-pins accessible -3xx variant (DC motor, 3x IO)

5 LIN-in LIN input

8 IO3 LVIO (high-voltage input)

Table 8 – Pin-out description for SO8-ep, -3xx variant

8.4. Package Marking

Figure 9 – Package Marking QFN24

Figure 10 – Package Marking SOIC8-EP

Doc. № 390108133202 – Revision 1.0 – 10.11.2020 Page 11 of 25

9. Typical application schematic

GND GND MLX81332-QFN24 3.3V

LIN LIN-IN IO5

IO6 IO7 IO0 IO1 IO2 IO3

Figure 11 – Typical motor schematic with MLX81332 in QFN24

Figure 12 – Typical motor schematic with MLX81332 in SO8-ep