UC3842
UC3842
UC3842
com
UC3842/UC3843/UC3844/UC3845
SMPS Controller
Features Description
• Low Start up Current The UC3842/UC3843/UC3844/UC3845 are fixed
• Maximum Duty Clamp frequencycurrent-mode PWM controller. They are specially
• UVLO With Hysteresis designed for Off-Line and DC to DC converter applications
• Operating Frequency up to 500KHz with minimum external components. These integrated
circuits feature a trimmed oscillator for precise duty cycle
control, a temperature compensated reference, high gain
error amplifier, current sensing comparator and a high
current totempole output for driving a Power MOSFET. The
UC3842 and UC3844 have UVLO thresholds of 16V (on)
and 10V (off). The UC3843 and UC3845 are 8.5V(on) and
7.9V (off). The UC3842 and UC3843 can operate within
100% duty cycle. The UC3844 and UC3845 can operate
with 50% duty cycle.
8-DIP 8-SOP
1
1
14-SOP
Rev. 1.0.1
©2002 Fairchild Semiconductor Corporation
UC3842/UC3843/UC3844/UC3845
1000
900
800 14SOP
700
600 8SOP
500
400
300
0 10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
Thermal Data
Characteristic Symbol 8-DIP 8-SOP 14-SOP Unit
Thermal Resistance Junction-ambient Rthj-amb(MAX) 100 265 180 °C/W
Pin Array
8DIP,8SOP 14SOP
N/C 6 9 GND
2
UC3842/UC3843/UC3844/UC3845
Electrical Characteristics
(VCC=15V, RT=10kΩ, CT=3.3nF, TA= 0°C to +70°C, unless otherwise specified)
3
UC3842/UC3843/UC3844/UC3845
Note:
1. Parameter measured at trip point of latch
2. Gain defined as:
∆V pin1
- ,0 ≤ Vpin3 ≤ 0.8V
A = -----------------
∆V pin3
3. These parameters, although guaranteed, are not 100 tested in production.
UC3842
High peak currents associated with capacitive loads necessitate careful grounding techniques Timing and bypass capacitors
should be connected close to pin 5 in a single point ground. The transistor and 5kΩ potentiometer are used to sample the
oscillator waveform and apply an adjustable ramp to pin 3.
4
UC3842/UC3843/UC3844/UC3845
UC3842/44 UC3843/45
During Under-Voltage Lock-Out, the output driver is biased to a high impedance state. Pin 6 should be shunted to ground with
a bleeder resistor to prevent activating the power switch with output leakage current.
5
UC3842/UC3843/UC3844/UC3845
Oscillator timing capacitor, CT, is charged by VREF through RT and discharged by an internal current source. During the
discharge time, the internal clock signal blanks the output to the low state. Selection of RT and CT therefore determines both
oscillator frequency and maximum duty cycle. Charge and discharge times are determined by the formulas:
tc = 0.55 RT CT
0.0063RT – 2.7
t D = R T C T I n ----------------------------------------
0.0063R T – 4
Figure 6. Oscillator Dead Time & Frequency Figure 7. Timing Resistance vs Frequency
6
UC3842/UC3843/UC3844/UC3845
Shutdown of the UC3842 can be accomplished by two methods; either raise pin 3 above 1V or pull pin 1 below a voltage two
diode drops above ground. Either method causes the output of the PWM comparator to be high (refer to block diagram). The
PWM latch is reset dominant so that the output will remain low until the next clock cycle after the shutdown condition at pins
1 and/or 3 is removed. In one example, an externally latched shutdown may be accomplished by adding an SCR which will be
reset by cycling VCC below the lower UVLO threshold. At this point the reference turns off, allowing the SCR to reset.
UC3842/UC3843
A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for
converters requiring duty cycles over 50%. Note that capacitor, CT, forms a filter with R2 to suppress the leading edge switch
spikes.
Temperature (°C)
Figure 12. Temperature Drift (Icc)
7
UC3842/UC3843/UC3844/UC3845
Mechanical Dimensions
Package
8-DIP
)
6.40 ±0.20
0.031
0.79
0.252 ±0.008
1.524 ±0.10
0.060 ±0.004
0.018 ±0.004
0.46 ±0.10
(
#1 #8
0.362 ±0.008
MAX
9.20 ±0.20
0.378
9.60
#4 #5
0.100
2.54
5.08 3.30 ±0.30
MAX 0.130 ±0.012
0.200
7.62
0.300 3.40 ±0.20 0.33
MIN
0.134 ±0.008 0.013
+0.10
0.25 –0.05
+0.004
0.010 –0.002
0~15°
8
UC3842/UC3843/UC3844/UC3845
8-SOP
0.1~0.25
MIN
0.004~0.001
1.55 ±0.20
0.061 ±0.008
)
0.022
0.56
(
#1 #8
0.194 ±0.008
MAX
4.92 ±0.20
0.202
5.13
0.016 ±0.004
0.41 ±0.10
#4 #5
0.050
1.27
6.00 ±0.30 1.80
0.236 ±0.012 MAX
0.071
0.006 -0.002
0.15 -0.05
MAX0.004
MAX0.10
3.95 ±0.20
+0.004
+0.10
0.156 ±0.008
8°
5.72
0~
0.225
0.50 ±0.20
0.020 ±0.008
9
UC3842/UC3843/UC3844/UC3845
14-SOP
0.05
MIN
0.002
1.55 ±0.10
)
0.061 ±0.004
0.019
0.47
(
#1 #14
MAX
0.337 ±0.008
+0.004
8.56 ±0.20
+0.10
0.016 -0.002
0.406 -0.05
0.343
8.70
#7 #8
0.050
1.27
6.00 ±0.30 1.80
0.236 ±0.012 MAX
0.071
+0.004
+0.10
0.008 -0.002
0.20 -0.05
MAX0.004
MAX0.10
3.95 ±0.20
0.156 ±0.008
5.72
8°
0~
0.225
0.60 ±0.20
0.024 ±0.008
10
UC3842/UC3843/UC3844/UC3845
Ordering Information
Product Number Package Operating Temperature
UC3842N
UC3843N
8-DIP
UC3844N
UC3845N
UC3842D1
UC3843D1
8-SOP 0 ~ + 70°C
UC3844D1
UC3845D1
UC3842D
UC3843D
14-SOP
UC3844D
UC3845D
11
UC3842/UC3843/UC3844/UC3845
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER
DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
www.fairchildsemi.com