sn74lvc1g17

SN74LVC1G17
www.ti.com SCES351W – JULY 2001 – REVISED SN74LVC1G17

SEPTEMBER 2020
SCES351W – JULY 2001 – REVISED SEPTEMBER 2020
SN74LVC1G17 Single Schmitt-Trigger Buffer
1 Features 3 Description
• Available in Ultra Small 0.64-mm2 This single Schmitt-trigger buffer is designed for
Package (DPW) With 0.5-mm Pitch 1.65-V to 5.5-V VCC operation.
• Supports 5-V VCC Operation The SN74LVC1G17 device contains one buffer and
• Inputs Accept Voltages to 5.5 V performs the Boolean function Y = A.
• Max tpd of 4.6 ns at 3.3 V
The CMOS device has high output drive while
• Low Power Consumption, 10-μA Max ICC
maintaining low static power dissipation over a broad
• ±24-mA Output Drive at 3.3 V Vcc operating range.
• Ioff Supports Live Insertion, Partial-Power-Down
Mode, and Back-Drive Protection The SN74LVC1G17 is available in a variety of
• Latch-Up Performance Exceeds 100 mA Per JESD packages, including the ultra-small DPW package
78, Class II with a body size of 0.8 mm × 0.8mm.
• ESD Protection Exceeds JESD 22 Device Information
– 2000-V Human-Body Model (A114-A) DEVICE NAME PACKAGE(1) BODY SIZE
– 200-V Machine Model (A115-A) SOT-23 (5) 2.9mm × 1.6mm
– 1000-V Charged-Device Model (C101) SC70 (5) 2.0mm × 1.25mm
SN74LVC1G17 X2SON (4) 0.8mm × 0.8mm
2 Applications
SON (6) 1.45mm × 1.0mm
• AV Receiver
SON (6) 1.0mm × 1.0mm
• Audio Dock: Portable
• Blu-ray Player and Home Theater (1) For all available packages, see the orderable addendum at
the end of the datasheet.
• MP3 Player/Recorder
• Personal Digital Assistant (PDA)
• Power: Telecom/Server AC/DC Supply: Single
Controller: Analog and Digital
• Solid State Drive (SSD): Client and Enterprise
• TV: LCD/Digital and High-Definition (HDTV)
• Tablet: Enterprise
• Video Analytics: Server
• Wireless Headset, Keyboard, and Mouse
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
Copyright © 2020 Texas
intellectual Instruments
property Incorporated
matters and other important disclaimers. PRODUCTION DATA. Submit Document Feedback 1
Product Folder Links: SN74LVC1G17
SN74LVC1G17
SCES351W – JULY 2001 – REVISED SEPTEMBER 2020 www.ti.com
Table of Contents
1 Features............................................................................1 8 Detailed Description......................................................10
2 Applications..................................................................... 1 8.1 Overview................................................................... 10
3 Description.......................................................................1 8.2 Functional Block Diagram......................................... 10
4 Revision History.............................................................. 2 8.3 Feature Description...................................................10
5 Pin Configuration and Functions...................................3 8.4 Device Functional Modes..........................................10
6 Specifications.................................................................. 4 9 Applications and Implementation................................ 11
6.1 Absolute Maximum Ratings ....................................... 4 9.1 Application Information..............................................11
6.2 Handling Ratings.........................................................4 9.2 Typical Application.................................................... 11
6.3 Recommended Operating Conditions ........................5 10 Power Supply Recommendations..............................12
6.4 Thermal Information....................................................5 11 Layout........................................................................... 13
6.5 Electrical Characteristics—DC Limit Changes............6 11.1 Layout Guidelines................................................... 13
6.6 Switching Characteristics, CL = 15 pF........................ 7 11.2 Layout Example...................................................... 13
6.7 Switching Characteristics AC Limit, –40°C TO 12 Device and Documentation Support..........................14
85°C.............................................................................. 7 12.1 Trademarks............................................................. 14
6.8 Switching Characteristics AC Limit, –40°C TO 12.2 Electrostatic Discharge Caution..............................14
125°C............................................................................ 7 12.3 Glossary..................................................................14
6.9 Operating Characteristics........................................... 7 13 Mechanical, Packaging, and Orderable
6.10 Typical Characteristics.............................................. 7 Information.................................................................... 14
7 Parameter Measurement Information............................ 8
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision V (April 2014) to Revision W (September 2020) Page
• Updated the numbering format for tables, figures, and cross-references throughout the document..................1
• Corrected part number from SN74LVC1G14 to SN74LVC1G17 in the Application Informationsection............11
• Corrected typical application schematic in Typical Application section.............................................................11
Changes from Revision U (February 2014) to Revision V (April 2014) Page

• Added Pin Functions table. ................................................................................................................................3
• Added Handling Ratings table. .......................................................................................................................... 4
• Added Thermal Information table. ..................................................................................................................... 5
• Added Typical Characteristics. .......................................................................................................................... 7
• Added Application and Implementation section. .............................................................................................. 11
• Added Power Supply Recommendations section. ...........................................................................................12
• Added Layout section. ..................................................................................................................................... 13
Changes from Revision T (November 2012) to Revision U (February 2014) Page

• Added Applications............................................................................................................................................. 1
• Moved Tstg to Handling Ratings table................................................................................................................. 4
• Changed MAX operating free-air temperature from 85°C to 125°C................................................................... 5
• Added –40°C to 125°C to Electrical Characteristics table.................................................................................. 6
• Added Switching Characteristics table for –40°C to 125°C temperature range..................................................7
Changes from Revision S (June 2011) to Revision T (November 2012) Page

• Removed Ordering Information table..................................................................................................................3
2 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated

SN74LVC1G17
www.ti.com SCES351W – JULY 2001 – REVISED SEPTEMBER 2020
5 Pin Configuration and Functions

DBV PACKAGE DCK PACKAGE DRL PACKAGE DRY PACKAGE
(TOP VIEW) (TOP VIEW) (TOP VIEW) (TOP VIEW)
N.C. 1 5 VCC N.C. 1 5 VCC N.C. 1 6 VCC

N.C. 1 5 VCC
A 2 A 2 5 N.C.
A 2
A 2 GND 3 4 Y GND 3 4 Y
GND 3 4 Y
GND 3 4 Y
YZP PACKAGE YZV PACKAGE DSF PACKAGE
(TOP VIEW) (TOP VIEW) (TOP VIEW)
DPW PACKAGE
(TOP VIEW) N.C. 1 6 VCC
DNU A1 A2 VCC A A1 A2 VCC
N.C. 1 5 VCC A 2 5 N.C.
GND 3 A B1 B2
GND B1 B2 Y GND 3 4 Y
A 2 4 Y
GND C1 C2 Y
N.C. – No internal connection
See mechanical drawings for dimensions.
DNU – Do not use
Pin Functions
PIN
DBV, DCK, DESCRIPTION
NAME DRY, DSF YZP YZV
DRL, DPW
NC 1 1, 5 A1, B2 – Not connected
A 2 2 B1 A1 Input
GND 3 3 C1 B1 Ground
Y 4 4 C2 B2 Output
VCC 5 6 A2 A2 Power terminal
Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 3

SN74LVC1G17
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)
MIN MAX UNIT
VCC Supply voltage range –0.5 6.5 V
VI Input voltage range(1) –0.5 6.5 V
VO Voltage range applied to any output in the high-impedance or power-off state(1) –0.5 6.5 V
VO Voltage range applied to any output in the high or low state(1) (2) –0.5 VCC + 0.5 V
IIK Input clamp current VI < 0 –50 mA
IOK Output clamp current VO < 0 –50 mA
IO Continuous output current ±50 mA
Continuous current through VCC or GND ±100 mA
(1) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
(2) The value of VCC is provided in the Recommended Operating Conditions table.
6.2 Handling Ratings

MIN MAX UNIT
Tstg Storage temperature range –65 150 °C
Human-Body Model (HBM)(2) 0 2 kV
VESD (1)
Charged-Device Model (CDM)(3) 0 1 kV
(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges
in to the device.
(2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows
safe manufacturing with a standard ESD control process.
(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe
manufacturing with a standard ESD control process.

SN74LVC1G17
6.3 Recommended Operating Conditions

MIN MAX UNIT
Operating 1.65 5.5
VCC Supply voltage V
Data retention only 1.5
VI Input voltage 0 5.5 V
VO Output voltage 0 VCC V
VCC = 1.65 V –4
VCC = 2.3 V –8
IOH High-level output current –16 mA
VCC = 3 V
–24
VCC = 4.5 V –32
VCC = 1.65 V 4
VCC = 2.3 V 8
IOL Low-level output current 16 mA
VCC = 3 V
24
VCC = 4.5 V 32
TA Operating free-air temperature –40 125 °C
6.4 Thermal Information

SN74LVC1G17
THERMAL METRIC(1) DBV DCK DRL DRY YZP DPW YZV UNIT
5 PINS 5 PINS 5 PINS 6 PINS 5 PINS 4 PINS 4 PINS
RθJA Junction-to-ambient thermal resistance 229 280 350 608 130 340 181
RθJC(top) Junction-to-case (top) thermal resistance 164 66 121 432 54 215 1
RθJB Junction-to-board thermal resistance 62 67 171 446 51 294 39
°C/W
ψJT Junction-to-top characterization parameter 44 2 11 191 1 41 8
ψJB Junction-to-board characterization parameter 62 66 169 442 50 294 38
RθJC(bot) Junction-to-case (bottom) thermal resistance – – – 198 – 250 –
(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

SN74LVC1G17
6.5 Electrical Characteristics—DC Limit Changes

over recommended operating free-air temperature range (unless otherwise noted)
25°C –40°C TO 85°C –40°C TO 125°C
PARAMETER TEST CONDITIONS VCC UNIT
MIN TYP(1) MAX MIN TYP(1) MAX MIN TYP MAX
1.65 V 0.76 1.13 0.76 1.13
VT+ 2.3 V 1.08 1.56 1.08 1.56
(Positive-going
3V 1.48 1.92 1.48 1.92 V
input threshold
voltage) 4.5 V 2.19 2.74 2.19 2.74
5.5 V 2.65 3.33 2.65 3.33
1.65 V 0.35 0.59 0.35 0.59
VT– 2.3 V 0.56 0.88 0.56 0.88
(Negative-going
3V 0.89 1.2 0.89 1.2 V
input threshold
voltage) 4.5 V 1.51 1.97 1.51 1.97
5.5 V 1.88 2.4 1.88 2.4
1.65 V 0.36 0.64 0.36 0.64
2.3 V 0.45 0.78 0.45 0.78
ΔVT
Hysteresis 3V 0.51 0.83 0.51 0.83 V
(VT+ – VT–)
4.5 V 0.58 0.93 0.58 0.93
5.5 V 0.69 1.04 0.69 1.04
1.65 V to
IOH = –100 μA VCC – 0.1 VCC – 0.1
5.5 V
IOH = –4 mA 1.65 V 1.2 1.2
VOH IOH = –8 mA 2.3 V 1.9 1.9 V

IOH = –16 mA 2.4 2.4
3V
IOH = –24 mA 2.3 2.3
IOH = –32 mA 4.5 V 3.8 3.8
1.65 V to
IOL = 100 μA 0.1 0.1
5.5 V
IOL = 4 mA 1.65 V 0.45 0.45
VOL IOL = 8 mA 2.3 V 0.3 0.3 V

IOL = 16 mA 0.4 0.4
3V
IOL = 24 mA 0.55 0.55
IOL = 32 mA 4.5 V 0.55 0.55
0 to
II A input VI = 5.5 V or GND ±5 ±5 μA
5.5 V
Ioff VI or VO = 5.5 V 0 ±10 ±10 μA
1.65 V to
VI = 5.5 V or GND, 10 10
5.5 V
ICC IO = 0 μA
3 V to
VI = 3.6 V or GND, 0.5 1.5
3.6 V
One input at VCC – 0.6 V, 3 V to
ΔICC 500 500 μA
Other inputs at VC C or GND 5.5 V
CI VI = VCC or GND 3.3 V 4.5 pF
(1) All typical values are at VCC = 3.3 V, TA = 25°C.

SN74LVC1G17
6.6 Switching Characteristics, CL = 15 pF

over recommended operating free-air temperature range, CL = 15 pF (unless otherwise noted) (see Figure 7-1 )
–40°C TO 85°C
FROM TO VCC = 1.8 V VCC = 2.5 V VCC = 3.3 V VCC = 5 V
PARAMETER UNIT
(INPUT) (OUTPUT) ± 0.15 V ± 0.2 V ± 0.3 V ± 0.5 V
MIN MAX MIN MAX MIN MAX MIN MAX
tpd A Y 2.8 9.9 1.6 5.5 1.5 4.6 0.9 4.4 ns
6.7 Switching Characteristics AC Limit, –40°C TO 85°C

over recommended operating free-air temperature range, CL = 30 pF or 50 pF (unless otherwise noted) (see
Figure 7-2)
–40°C TO 85°C
PARAMETER UNIT
tpd A Y 3.8 11 2 6.5 1.8 5.5 1.2 5 ns
6.8 Switching Characteristics AC Limit, –40°C TO 125°C

over recommended operating free-air temperature range, CL = 30 pF or 50 pF (unless otherwise noted) (see
Figure 7-2)
–40°C TO 125°C
PARAMETER UNIT
tpd A Y 3.8 13 2 8 1.8 6.5 1.2 6 ns
6.9 Operating Characteristics

TA = 25°C
TEST VCC = 1.8 V VCC = 2.5 V VCC = 3.3 V VCC = 5 V
PARAMETER UNIT
CONDITIONS TYP TYP TYP TYP
Cpd Power dissipation capacitance f = 10 MHz 20 21 22 26 pF
6.10 Typical Characteristics
3.8 8
TPD TPD
3.7 7
6
3.6
5
TPD - ns
TPD - ns
3.5
4
3.4
3
3.3
2
3.2
1
3.1 0
-100 -50 0 50 100 150 0 1 2 3 4 5 6
Temperature - °C D001 Vcc - V D002
Figure 6-1. Across Temperature at 3.3V Vcc Figure 6-2. Across Vcc at 25°C

SN74LVC1G17
7 Parameter Measurement Information

VLOAD
RL S1 Open
From Output TEST S1
Under Test GND
tPLH/tPHL Open
CL
(see Note A) RL tPLZ/tPZL VLOAD
tPHZ/tPZH GND
LOAD CIRCUIT
INPUTS
VCC VM VLOAD CL RL VD
VI tr/tf
1.8 V ± 0.15 V VCC £2 ns VCC/2 2 × VCC 15 pF 1 MW 0.15 V
2.5 V ± 0.2 V VCC £2 ns VCC/2 2 × VCC 15 pF 1 MW 0.15 V
3.3 V ± 0.3 V 3V £2.5 ns 1.5 V 6V 15 pF 1 MW 0.3 V
5 V ± 0.5 V VCC £2.5 ns VCC/2 2 × VCC 15 pF 1 MW 0.3 V
VI
Timing Input VM
0V
tW
VI tsu th
VI
Input VM VM Data Input VM VM
0V 0V
VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS
PULSE DURATION SETUP AND HOLD TIMES
VI VI
VM VM Output
Input VM VM
Control
0V 0V
tPLH tPHL tPZL tPLZ
VOH Output VLOAD/2
VM VM Waveform 1
Output VM
S1 at VLOAD VOL + VD
VOL VOL
(see Note B)
tPHL tPLH tPZH tPHZ
VOH Output VOH
Waveform 2 VOH – VD
Output VM VM VM
VOL S1 at GND
(see Note B) »0 V
PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES
INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING
NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR £ 10 MHz, ZO = 50 W.
D. The outputs are measured one at a time, with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.
H. All parameters and waveforms are not applicable to all devices.
Figure 7-1. Load Circuit and Voltage Waveforms

SN74LVC1G17
VLOAD
RL S1 Open
From Output TEST S1
Under Test GND
tPLH/tPHL Open
CL
(see Note A) RL tPLZ/tPZL VLOAD
tPHZ/tPZH GND
LOAD CIRCUIT
INPUTS
VCC VM VLOAD CL RL VD
VI tr/tf
1.8 V ± 0.15 V VCC £2 ns VCC/2 2 × VCC 30 pF 1 kW 0.15 V
2.5 V ± 0.2 V VCC £2 ns VCC/2 2 × VCC 30 pF 500 W 0.15 V
3.3 V ± 0.3 V 3V £2.5 ns 1.5 V 6V 50 pF 500 W 0.3 V
5 V ± 0.5 V VCC £2.5 ns VCC/2 2 × VCC 50 pF 500 W 0.3 V
VI
Timing Input VM
0V
tW
VI tsu th
VI
Input VM VM Data Input VM VM
0V 0V
PULSE DURATION SETUP AND HOLD TIMES
VI VI
VM VM Output
Input VM VM
Control
0V 0V
tPLH tPHL tPZL tPLZ
VOH Output VLOAD/2
VM VM Waveform 1
Output VM
S1 at VLOAD VOL + VD
VOL VOL
(see Note B)
tPHL tPLH tPZH tPHZ
VOH Output VOH
Waveform 2 VOH – VD
Output VM VM VM
VOL S1 at GND
(see Note B) »0 V
PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES
INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING
NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR £ 10 MHz, ZO = 50 W.
D. The outputs are measured one at a time, with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.
H. All parameters and waveforms are not applicable to all devices.
Figure 7-2. Load Circuit and Voltage Waveforms

SN74LVC1G17
8 Detailed Description
8.1 Overview
The SN74LVC1G17 device contains one Schmitt trigger buffer and performs the Boolean function Y = A. The
device functions as an independent buffer, but because of Schmitt action, it will have different input threshold
levels for a positive-going (VT+) and negative-going signals.
The DPW package technology is a major breakthrough in IC packaging. Its tiny 0.64 mm square footprint saves
significant board space over other package options while still retaining the traditional manufacturing friendly lead
pitch of 0.5 mm.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
8.2 Functional Block Diagram
8.3 Feature Description

• Wide operating voltage range.
– Operates From 1.65 V to 5.5 V.
• Allows Down voltage translation.
• Inputs accept voltages to 5.5 V.
• Ioff feature allows voltages on the inputs and outputs, when VCC is 0 V.
8.4 Device Functional Modes
Table 8-1. Function Table
INPUT OUTPUT
A Y
H H
L L

SN74LVC1G17
9 Applications and Implementation

Note
Information in the following applications sections is not part of the TI component specification, and TI
does not warrant its accuracy or completeness. TI’s customers are responsible for determining
suitability of components for their purposes. Customers should validate and test their design
implementation to confirm system functionality.
9.1 Application Information

The SN74LVC1G17 is a high drive CMOS device that can be used for a multitude of buffer type functions where
the input is slow or noisy. It can produce 24 mA of drive current at 3.3 V making it Ideal for driving multiple
outputs and good for high speed applications up to 100 MHz. The inputs are 5.5 V tolerant allowing it to translate
down to VCC.
9.2 Typical Application
RF
~2.2 M
C
RS 50 pF
~1 k
CL C2
C1
16 pF ~32 pF
~32 pF
9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus
contention because it can drive currents that would exceed maximum limits. The high drive will also create fast
edges into light loads so routing and load conditions should be considered to prevent ringing.
9.2.2 Detailed Design Procedure
1. Recommended Input Conditions
• Rise time and fall time specs. See (Δt/ΔV) in the Recommended Operating Conditions table.
• Specified high and low levels. See (VIH and VIL) in the Recommended Operating Conditions table.
• Inputs are overvoltage tolerant allowing them to go as high as (VI max) in the Recommended Operating
Conditions table at any valid VCC .
2. Recommend Output Conditions
• Load currents should not exceed (IO max) per output and should not exceed (continuous current through
VCC or GND) total current for the part. These limits are located in the Absolute Max Ratings table.
• Outputs should not be pulled above VCC.

SN74LVC1G17
9.2.3 Application Curves
10
Icc 1.8V
9 Icc 2.5V
8 Icc 3.3V
Icc 5V
7
6
Icc - mA
5
4
3
2
1
0
0 20 40 60 80
Frequency - MHz D003
Figure 9-1. ICC vs Frequency
10 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in the
Recommended Operating Conditions table.
Each Vcc pin should have a good bypass capacitor to prevent power disturbance. For devices with a single
supply a 0.1-μF capacitor is recommended and if there are multiple Vcc pins then a 0.01-μF or 0.022-μF
capacitor is recommended for each power pin. It is ok to parallel multiple bypass caps to reject different
frequencies of noise. 0.1-μF and 1-μF capacitors are commonly used in parallel. The bypass capacitor should be
installed as close to the power pin as possible for best results.

SN74LVC1G17
11 Layout
11.1 Layout Guidelines
When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions
of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only
3 of the 4 buffer gates are used. Such input terminals should not be left unconnected because the undefined
voltages at the outside connections result in undefined operational states. Specified below are the rules that
must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high
or low bias to prevent them from floating. The logic level that should be applied to any particular unused input
depends on the function of the device. Generally they will be tied to Gnd or Vcc whichever make more sense or
is more convenient.
11.2 Layout Example
VCC Input
Unused Input Output Unused Input Output
Input

SN74LVC1G17
12 Device and Documentation Support

12.1 Trademarks
All other trademarks are the property of their respective owners.
12.2 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
12.3 Glossary
TI Glossary This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OPTION ADDENDUM
www.ti.com 8-Jun-2022
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)
SN74LVC1G17DBVR ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (C175, C17F, C17J, Samples
C17K, C17R)
(C17H, C17P, C17S)
SN74LVC1G17DBVRE4 ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C17F Samples
SN74LVC1G17DBVRG4 ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C17F Samples
SN74LVC1G17DBVT ACTIVE SOT-23 DBV 5 250 RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (C175, C17F, C17J, Samples
C17K, C17R)
(C17H, C17P, C17S)
SN74LVC1G17DBVTE4 ACTIVE SOT-23 DBV 5 250 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C17F Samples
SN74LVC1G17DBVTG4 ACTIVE SOT-23 DBV 5 250 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C17F Samples
SN74LVC1G17DCK3 ACTIVE SC70 DCK 5 3000 RoHS & SNBI Level-1-260C-UNLIM -40 to 85 (C7F, C7Z) Samples
Non-Green
SN74LVC1G17DCKR ACTIVE SC70 DCK 5 3000 RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (C75, C7F, C7J, C7 Samples
K, C7R, C7T)
(C7H, C7P, C7S)
SN74LVC1G17DCKRE4 ACTIVE SC70 DCK 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C75 Samples
C7S
SN74LVC1G17DCKRG4 ACTIVE SC70 DCK 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C75 Samples
C7S
SN74LVC1G17DCKT ACTIVE SC70 DCK 5 250 RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (C75, C7F, C7J, C7 Samples
K, C7R, C7T)
(C7H, C7P, C7S)
SN74LVC1G17DCKTE4 ACTIVE SC70 DCK 5 250 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C75 Samples
C7S
SN74LVC1G17DCKTG4 ACTIVE SC70 DCK 5 250 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C75 Samples
C7S
SN74LVC1G17DPWR ACTIVE X2SON DPW 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 S4 Samples
SN74LVC1G17DRLR ACTIVE SOT-5X3 DRL 5 4000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 (C77, C7R) Samples
Addendum-Page 1
Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)
SN74LVC1G17DRLRG4 ACTIVE SOT-5X3 DRL 5 4000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 (C77, C7R) Samples
SN74LVC1G17DRYR ACTIVE SON DRY 6 5000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C7 Samples
SN74LVC1G17DSFR ACTIVE SON DSF 6 5000 RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 C7 Samples
SN74LVC1G17YZPR ACTIVE DSBGA YZP 5 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 C7N Samples
SN74LVC1G17YZVR ACTIVE DSBGA YZV 4 3000 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 C7 Samples
(7, N)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
Addendum-Page 2
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF SN74LVC1G17 :
• Automotive : SN74LVC1G17-Q1
• Enhanced Product : SN74LVC1G17-EP
NOTE: Qualified Version Definitions:
• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
• Enhanced Product - Supports Defense, Aerospace and Medical Applications
Addendum-Page 3
PACKAGE MATERIALS INFORMATION
www.ti.com 3-Feb-2024
TAPE AND REEL INFORMATION
REEL DIMENSIONS TAPE DIMENSIONS

K0 P1
B0 W
Reel
Diameter
Cavity A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers
Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Sprocket Holes
Q1 Q2 Q1 Q2
Q3 Q4 Q3 Q4 User Direction of Feed
Pocket Quadrants
*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
SN74LVC1G17DBVR SOT-23 DBV 5 3000 180.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3
SN74LVC1G17DBVRG4 SOT-23 DBV 5 3000 178.0 9.0 3.23 3.17 1.37 4.0 8.0 Q3
SN74LVC1G17DBVT SOT-23 DBV 5 250 178.0 9.0 3.3 3.2 1.4 4.0 8.0 Q3
SN74LVC1G17DBVT SOT-23 DBV 5 250 180.0 8.4 3.23 3.17 1.37 4.0 8.0 Q3
SN74LVC1G17DBVTG4 SOT-23 DBV 5 250 178.0 9.0 3.23 3.17 1.37 4.0 8.0 Q3
SN74LVC1G17DCKR SC70 DCK 5 3000 178.0 9.0 2.4 2.5 1.2 4.0 8.0 Q3
SN74LVC1G17DCKRG4 SC70 DCK 5 3000 178.0 9.2 2.4 2.4 1.22 4.0 8.0 Q3
SN74LVC1G17DCKT SC70 DCK 5 250 178.0 9.2 2.4 2.4 1.22 4.0 8.0 Q3
SN74LVC1G17DCKTG4 SC70 DCK 5 250 178.0 9.2 2.4 2.4 1.22 4.0 8.0 Q3
SN74LVC1G17DPWR X2SON DPW 5 3000 178.0 8.4 0.91 0.91 0.5 2.0 8.0 Q3
SN74LVC1G17DRLR SOT-5X3 DRL 5 4000 180.0 8.4 1.98 1.78 0.69 4.0 8.0 Q3
SN74LVC1G17DRYR SON DRY 6 5000 180.0 9.5 1.15 1.6 0.75 4.0 8.0 Q1
SN74LVC1G17DSFR SON DSF 6 5000 180.0 9.5 1.16 1.16 0.5 4.0 8.0 Q2
SN74LVC1G17YZPR DSBGA YZP 5 3000 178.0 9.2 1.02 1.52 0.63 4.0 8.0 Q1
Pack Materials-Page 1
Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1

Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
SN74LVC1G17YZVR DSBGA YZV 4 3000 178.0 9.2 1.0 1.0 0.63 4.0 8.0 Q1
TAPE AND REEL BOX DIMENSIONS
Width (mm)
H
W
*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
SN74LVC1G17DBVR SOT-23 DBV 5 3000 210.0 185.0 35.0
SN74LVC1G17DBVRG4 SOT-23 DBV 5 3000 180.0 180.0 18.0
SN74LVC1G17DBVT SOT-23 DBV 5 250 180.0 180.0 18.0
SN74LVC1G17DBVT SOT-23 DBV 5 250 202.0 201.0 28.0
SN74LVC1G17DBVTG4 SOT-23 DBV 5 250 180.0 180.0 18.0
SN74LVC1G17DCKR SC70 DCK 5 3000 180.0 180.0 18.0
SN74LVC1G17DCKRG4 SC70 DCK 5 3000 180.0 180.0 18.0
SN74LVC1G17DCKT SC70 DCK 5 250 180.0 180.0 18.0
SN74LVC1G17DCKTG4 SC70 DCK 5 250 180.0 180.0 18.0
SN74LVC1G17DPWR X2SON DPW 5 3000 205.0 200.0 33.0
SN74LVC1G17DRLR SOT-5X3 DRL 5 4000 202.0 201.0 28.0
SN74LVC1G17DRYR SON DRY 6 5000 184.0 184.0 19.0
SN74LVC1G17DSFR SON DSF 6 5000 184.0 184.0 19.0
SN74LVC1G17YZPR DSBGA YZP 5 3000 220.0 220.0 35.0
SN74LVC1G17YZVR DSBGA YZV 4 3000 220.0 220.0 35.0
GENERIC PACKAGE VIEW
DRY 6 USON - 0.6 mm max height
PLASTIC SMALL OUTLINE - NO LEAD
Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.
4207181/G
PACKAGE OUTLINE
DRY0006A SCALE 8.500
USON - 0.6 mm max height
1.05 A
B
0.95
PIN 1 INDEX AREA

1.5
1.4
0.6 MAX C
SEATING PLANE
0.05
0.00 0.08 C
3X 0.6
SYMM
(0.127) TYP
(0.05) TYP
3
4
4X
0.5
SYMM
2X
1
6
1
0.25
6X
0.4 0.15
0.3 0.1 C A B
0.05 C
PIN 1 ID
(OPTIONAL) 0.35
5X
0.25
4222894/A 01/2018
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
www.ti.com
EXAMPLE BOARD LAYOUT
DRY0006A USON - 0.6 mm max height
SYMM
(0.35)
5X (0.3)
1 6
6X (0.2)
SYMM
4X (0.5)
4
3
(R0.05) TYP
(0.6)
LAND PATTERN EXAMPLE

1:1 RATIO WITH PKG SOLDER PADS
EXPOSED METAL SHOWN
SCALE:40X
0.05 MAX 0.05 MIN

ALL AROUND ALL AROUND
EXPOSED
EXPOSED
METAL
METAL
SOLDER MASK METAL METAL UNDER SOLDER MASK

OPENING SOLDER MASK OPENING
NON SOLDER MASK
DEFINED SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK DETAILS
4222894/A 01/2018
NOTES: (continued)
3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).
www.ti.com
EXAMPLE STENCIL DESIGN
DRY0006A USON - 0.6 mm max height
SYMM
(0.35) 5X (0.3)
1 6
6X (0.2)
SYMM
4X (0.5)
4
3
(R0.05) TYP (0.6)
SOLDER PASTE EXAMPLE

BASED ON 0.075 - 0.1 mm THICK STENCIL
SCALE:40X
4222894/A 01/2018
NOTES: (continued)
4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
PACKAGE OUTLINE
DSF0006A SCALE 10.000
X2SON - 0.4 mm max height
1.05
B A
0.95
PIN 1 INDEX AREA

1.05
0.95
0.4 MAX C
SEATING PLANE
0.05 C
(0.11) TYP
SYMM 0.05
0.00
3
4
2X SYMM
0.7
4X
0.35
6
1
0.22
6X
0.12
(0.1)
PIN 1 ID 0.45 0.07 C B A
6X
0.35 0.05 C
4220597/B 06/2022
NOTES:
per ASME Y14.5M.
3. Reference JEDEC registration MO-287, variation X2AAF.
www.ti.com
DSF0006A X2SON - 0.4 mm max height
6X (0.6)
(R0.05) TYP
1
6X (0.17) 6
SYMM
4X (0.35)
4
3
SYMM
(0.8)

EXPOSED METAL SHOWN
SCALE:40X
0.07 MIN
0.07 MAX EXPOSED METAL ALL AROUND
ALL AROUND
EXPOSED METAL

NON SOLDER MASK SOLDER MASK

DEFINED DEFINED
SOLDER MASK DETAILS
4220597/B 06/2022
NOTES: (continued)
4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
www.ti.com
DSF0006A X2SON - 0.4 mm max height
6X (0.6)
(R0.05) TYP
1
6X (0.15) 6
SYMM
4X (0.35)
4
3
SYMM
(0.8)

BASED ON 0.09 mm THICK STENCIL
PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

SCALE:40X
4220597/B 06/2022
www.ti.com
PACKAGE OUTLINE
YZT0004 SCALE 10.000
DSBGA - 0.625 mm max height
DIE SIZE BALL GRID ARRAY
B E A
BALL A1
CORNER
0.625 MAX
C
SEATING PLANE
0.19 BALL TYP
0.15 0.05 C
0.5
TYP
B
SYMM
0.5
TYP D: Max = 0.918 mm, Min =0.858 mm
E: Max = 0.918 mm, Min =0.858 mm

A
0.25 1 2
4X SYMM
0.21
0.015 C A B
4219477/A 05/2017
NOTES:
per ASME Y14.5M.
www.ti.com
YZT0004 DSBGA - 0.625 mm max height
(0.5) TYP
4X ( 0.23) 1 2
SYMM
(0.5) TYP
SYMM

EXPOSED METAL SHOWN
SCALE:50X
( 0.23) 0.05 MAX METAL

0.05 MIN
METAL UNDER
MASK
EXPOSED EXPOSED
SOLDER MASK ( 0.23)
METAL METAL
OPENING SOLDER MASK
OPENING
NON-SOLDER MASK
DEFINED SOLDER MASK
(PREFERRED) DEFINED
SOLDER MASK DETAILS

NOT TO SCALE
4219477/A 05/2017
NOTES: (continued)
3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
Refer to Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).
www.ti.com
YZT0004 DSBGA - 0.625 mm max height
(0.5) TYP
4X ( 0.25)
(R0.05) TYP
1 2
(0.5) SYMM
TYP
METAL
TYP SYMM

SCALE:50X
4219477/A 05/2017
NOTES: (continued)
4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.
www.ti.com
PACKAGE OUTLINE
DPW0005A SCALE 12.000
X2SON - 0.4 mm max height
0.85 A
B
0.75
PIN 1 INDEX AREA 0.85

0.75
0.4 MAX C
SEATING PLANE
NOTE 3
(0.1)
4X (0.05) (0.324) 0.05

0.00
2 0.25 0.1
4
NOTE 3
2X 3
2X (0.26)
0.48
5
1
0.27
0.239 4X
0.17
0.139
0.1 C A B
0.288
3X 0.05 C
0.188
4223102/D 03/2022
NOTES:
per ASME Y14.5M.
3. The size and shape of this feature may vary.
www.ti.com
DPW0005A X2SON - 0.4 mm max height
(0.78)
SYMM ( 0.1)
4X (0.42) VIA 0.05 MIN
ALL AROUND
1 TYP
5
4X (0.22)
SYMM
4X (0.26)
(0.48)
3
2 4
(R0.05) TYP
SOLDER MASK
4X (0.06) OPENING, TYP
( 0.25)
(0.21) TYP METAL UNDER
EXPOSED METAL SOLDER MASK
CLEARANCE TYP

SOLDER MASK DEFINED
SCALE:60X
4223102/D 03/2022
NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note
in literature No. SLUA271 (www.ti.com/lit/slua271).
www.ti.com
DPW0005A X2SON - 0.4 mm max height
4X (0.42) 4X (0.06)
5
4X (0.22) 1
( 0.24)
4X (0.26)
SYMM
(0.21) (0.48)
TYP
SOLDER MASK
EDGE 3
2
4
(R0.05) TYP
SYMM
(0.78)

EXPOSED PAD 3
92% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:100X
4223102/D 03/2022
NOTES: (continued)
www.ti.com
PACKAGE OUTLINE
YZP0005 SCALE 8.000
DSBGA - 0.5 mm max height
B E A
BALL A1
CORNER
C
0.5 MAX
SEATING PLANE
0.19
0.15 0.05 C
BALL TYP
0.5 TYP
SYMM
1
TYP
B D: Max = 1.418 mm, Min =1.357 mm
0.5
TYP E: Max = 0.918 mm, Min =0.857 mm
A
0.25
5X 1 2
0.21
0.015 C A B
SYMM
4219492/A 05/2017
NOTES:
per ASME Y14.5M.
www.ti.com
YZP0005 DSBGA - 0.5 mm max height
(0.5) TYP
5X ( 0.23)
1 2
(0.5) TYP
SYMM
B
SYMM

SCALE:40X
SOLDER MASK 0.05 MAX 0.05 MIN ( 0.23)

OPENING SOLDER MASK
OPENING
( 0.23)
METAL METAL UNDER
SOLDER MASK
NON-SOLDER MASK SOLDER MASK
DEFINED DEFINED
(PREFERRED)
SOLDER MASK DETAILS

NOT TO SCALE
4219492/A 05/2017
NOTES: (continued)
3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).
www.ti.com
YZP0005 DSBGA - 0.5 mm max height
(0.5) TYP
5X ( 0.25)
(R0.05) TYP
1 2
(0.5)
TYP
B SYMM
METAL SYMM
TYP

SCALE:40X
4219492/A 05/2017
NOTES: (continued)
4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.
www.ti.com
D: Max = 0.918 mm, Min =0.858 mm
E: Max = 0.918 mm, Min =0.858 mm

PACKAGE OUTLINE
DBV0005A SCALE 4.000
SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR
3.0 C
2.6
1.75 0.1 C
B A
1.45
PIN 1
INDEX AREA
1 5
2X 0.95 (0.1)
3.05
2.75
1.9 1.9
2
(0.15)
4
3
0.5
5X
0.3
0.15
0.2 C A B NOTE 5 (1.1) TYP
0.00
1.45
0.90
0 -10
0.25
GAGE PLANE 0.22
TYP
0.08 0 -10
8
TYP 0.6
0 TYP SEATING PLANE
0.3
0 -10
0 -10
ALTERNATIVE PACKAGE SINGULATION VIEW
4214839/H 09/2023
NOTES:
per ASME Y14.5M.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.25 mm per side.
5. Support pin may differ or may not be present.
www.ti.com
DBV0005A SOT-23 - 1.45 mm max height
PKG
5X (1.1)
1
5
5X (0.6)
SYMM
(1.9)
2
2X (0.95)
3 4
(R0.05) TYP (2.6)

EXPOSED METAL SHOWN
SCALE:15X
SOLDER MASK
SOLDER MASK METAL METAL UNDER OPENING
OPENING SOLDER MASK
EXPOSED METAL EXPOSED METAL
0.07 MAX 0.07 MIN

ARROUND ARROUND

DEFINED DEFINED
(PREFERRED)
SOLDER MASK DETAILS
4214839/H 09/2023
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
DBV0005A SOT-23 - 1.45 mm max height
PKG
5X (1.1)
1
5
5X (0.6)
SYMM
2 (1.9)
2X(0.95)
3 4
(R0.05) TYP
(2.6)

SCALE:15X
4214839/H 09/2023
NOTES: (continued)
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
PACKAGE OUTLINE
DCK0005A SCALE 5.600
SOT - 1.1 max height
C
2.4
1.8 0.1 C
1.4
B A 1.1 MAX
PIN 1 1.1
INDEX AREA
1 5
2X 0.65 NOTE 4
2.15
1.3 (0.15) 1.3
2 1.85
(0.1)
4
0.33 3
5X
0.15
0.1
0.1 C A B (0.9) TYP
0.0
NOTE 5
0.15
GAGE PLANE 0.22
TYP
0.08
8 0.46
TYP TYP
0 0.26
SEATING PLANE
4214834/D 07/2023
NOTES:
per ASME Y14.5M.
3. Refernce JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
www.ti.com
DCK0005A SOT - 1.1 max height
PKG
5X (0.95)
1
5
5X (0.4)
SYMM
(1.3)
2
2X (0.65)
3 4
(R0.05) TYP (2.2)

EXPOSED METAL SHOWN
SCALE:18X
SOLDER MASK
SOLDER MASK METAL METAL UNDER OPENING
OPENING SOLDER MASK
EXPOSED METAL EXPOSED METAL
0.07 MAX 0.07 MIN

ARROUND ARROUND

DEFINED DEFINED
(PREFERRED)
SOLDER MASK DETAILS
4214834/D 07/2023
NOTES: (continued)

www.ti.com
DCK0005A SOT - 1.1 max height
PKG
5X (0.95)
1
5
5X (0.4)
SYMM
(1.3)
2
2X(0.65)
3 4
(R0.05) TYP
(2.2)

BASED ON 0.125 THICK STENCIL
SCALE:18X
4214834/D 07/2023
NOTES: (continued)
www.ti.com
PACKAGE OUTLINE
DRL0005A SCALE 8.000
SOT - 0.6 mm max height
PLASTIC SMALL OUTLINE
1.7
1.5
PIN 1 A
ID AREA
1
5
2X 0.5
1.7
1.5
2X 1 NOTE 3
4
3
1.3 0.3 0.05

B 5X TYP
1.1 0.1 0.00
0.6 MAX
C
SEATING PLANE
0.18
5X 0.05 C
0.08
SYMM
SYMM
0.27
5X
0.15
0.1 C A B
0.4
5X 0.05
0.2
4220753/B 12/2020
NOTES:
per ASME Y14.5M.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. Reference JEDEC registration MO-293 Variation UAAD-1
www.ti.com
DRL0005A SOT - 0.6 mm max height
5X (0.67) SYMM
1
5
5X (0.3)
SYMM
(1)
2X (0.5)
3 4
(R0.05) TYP
(1.48)

SCALE:30X
0.05 MAX 0.05 MIN

AROUND AROUND

DEFINED DEFINED
(PREFERRED)
SOLDERMASK DETAILS
4220753/B 12/2020
NOTES: (continued)

www.ti.com
DRL0005A SOT - 0.6 mm max height
5X (0.67)
SYMM
1
5
5X (0.3)
SYMM
(1)
2X (0.5)
3 4
(R0.05) TYP
(1.48)

SCALE:30X
4220753/B 12/2020
NOTES: (continued)
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

sn74lvc1g17

Uploaded by

Copyright:

Available Formats

sn74lvc1g17

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

sn74lvc1g17

Uploaded by

Copyright:

Available Formats

SN74LVC1G17

www.ti.com SCES351W – JULY 2001 – REVISED SN74LVC1G17

SN74LVC1G17 Single Schmitt-Trigger Buffer

Changes from Revision U (February 2014) to Revision V (April 2014) Page

Changes from Revision T (November 2012) to Revision U (February 2014) Page

Changes from Revision S (June 2011) to Revision T (November 2012) Page

2 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated

Product Folder Links: SN74LVC1G17

5 Pin Configuration and Functions

N.C. 1 5 VCC N.C. 1 5 VCC N.C. 1 6 VCC

Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 3

6.2 Handling Ratings

4 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated

Product Folder Links: SN74LVC1G17

6.3 Recommended Operating Conditions

6.4 Thermal Information

Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 5

6.5 Electrical Characteristics—DC Limit Changes

VOH IOH = –8 mA 2.3 V 1.9 1.9 V

VOL IOL = 8 mA 2.3 V 0.3 0.3 V

(1) All typical values are at VCC = 3.3 V, TA = 25°C.

6 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated

Product Folder Links: SN74LVC1G17

6.6 Switching Characteristics, CL = 15 pF

6.7 Switching Characteristics AC Limit, –40°C TO 85°C

6.8 Switching Characteristics AC Limit, –40°C TO 125°C

6.9 Operating Characteristics

6.10 Typical Characteristics

Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 7

7 Parameter Measurement Information

NOTES: A. CL includes probe and jig capacitance.

Figure 7-1. Load Circuit and Voltage Waveforms

8 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated

Product Folder Links: SN74LVC1G17

NOTES: A. CL includes probe and jig capacitance.

Figure 7-2. Load Circuit and Voltage Waveforms

Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 9

8.3 Feature Description

10 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated

Product Folder Links: SN74LVC1G17

9 Applications and Implementation

9.1 Application Information

9.2.1 Design Requirements

Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 11

9.2.3 Application Curves

Figure 9-1. ICC vs Frequency

10 Power Supply Recommendations

12 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated

Product Folder Links: SN74LVC1G17

Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 13

12 Device and Documentation Support

13 Mechanical, Packaging, and Orderable Information

14 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated

Product Folder Links: SN74LVC1G17

OTHER QUALIFIED VERSIONS OF SN74LVC1G17 :

NOTE: Qualified Version Definitions:

TAPE AND REEL INFORMATION

REEL DIMENSIONS TAPE DIMENSIONS

Reel Width (W1)

Q3 Q4 Q3 Q4 User Direction of Feed