Chapter 04

computer Architecture
nstructionSet execution unit and then stores the product in the
appropriate registers.
instruction set also called Instruction Set Architecture Thus, the entire task of multiplying two numbers can be
An
group of commands for at CPUin machine
6A)isa The term can refer to all possible instructions completed with one instruction.
lnguage. MULT 2:3, 5:2
subsettof instructions to enhanceits
ira CPUor a certain situations
eformancein Some characteristics of CISC are given below:
hgeneral,ISA defines the supportedl instructions, data (Ö) Alarge number of instructions- typically from 100
spes, registers,the hardware support for managing to 250 instructions and of variable nature.
in memory, fundamental features (such as the (ü) Alarge variety of addressing modes- typically 5 to
nemory consistency, addressing modes, virtual 20 different modes and more data type.
wmory) and I/O model of family of implementations of (i) Variable-length instruction formats.
heSA. (iv) Some instructions that perform specialised tasks
Ralluing are the commonly known instruction sets : and are used infrequently.
0 CISC (i) RISC (iii) EPIC (v) It is used for instructions that manipulate operands
in memory.
Complex Instruction Set (vi) Asmall number of general purpose registers.
Computing/Computer (CISC) Examples of CISC processors are Intel 386, Intel 486,
Pentium Pro, Pentium III, Motorola's 68040 etc.
tsacomputer architecture in which single instruction
aneecute several low-level operations (such as load Reduced InstructionSet
h memory, an arithmetic operation and a memory
re)or are cap bleof multistep operations or Computing/Computer (RISC)
Mdressing modes within single instructions. RISC microprocessor has a relatively limited number of
he CiSC architecture contains a large set of instructions. It is designed to perform a smaller number
actions that range from very simple to very computer
ad specialised. The complex of types of computer instructions, so thatit can operate
goal of CISC architecture is at a higher speed (perform more million of instructions
bcomplete a task innprimary
as few lines of assembly as possible. per second).
This is
achieved
aable eof by building processor hardware that is
understanding and executing aseries of This concept was developed with the belief that a
computer uses only 20% of the instructions, making the
perations, eg we want to find the product of two other 80% unnecessary.
talnbeoaboncatrsio-o2:3.nne5::2storedandthenin location
store the2:3product
and another stored
back in A processor based on this concept would use few
instructions. By reducing the number of instructions to
this only those most frequently used, the computer would get
eredparveititchulaa specific
task, a CISC processor would come more work done in a shorter amount of time.
instruction (ie. MULT). RISC processors only use simple instructions that can be
execut
erate ed, this instruction loads the two values into executed within one clock cycle. Thus, the MULT
registers multiplies the operands in the command described above could be divided into three
 DEC's of on
Examples
Emphasize
Software (x) (ix)(viii) (vii) (vi) (v) (iv)clock
cycle
one As (iiü) (ii) Some four the which
Inmemory of
size (i) separate
Spends
sizes.
code Single
Fixed-length CPU.
instructions.
AlMemory
l
interaction quickly
registers RISC
processors
instructions The " instruction.
" "execution "Simpleincludes
computer in RISRelatively
decode
fetch, For
modes STORE2:3,PRODLOAD
A,B5:2
LOAD B,
2:3 A, order
CISC two 20
Alpha Instructions
instruction
complex
offers
Emphasies
of small
Transistors 1SCcharacteristics lines
operations moves
processorspipelining instructions executing
processors operands
of tocommands:
21064, RISC morecycle
access respond code and approach,perform
bank
that may assembly
time data
instruction and
processors transistors
with
can execute to to sizes used limited
few to
21164, are limited performtechnique be are on of each of A located
register,
computer to beare instructions athe from
easily-decoded done used here Hardware of a req RISC
theused
optimised complex
for
process
instruction instruction programmer :
exact a
LOAD
21264 multiple is instructions
complex
storing are within
are execution.
on within computer
to more for
variable register PROD
load
memory. to
instructionis done given series which
processors IBM registers
memory
large store used in execute and the
efficiently. decoding. nature. a CPI which
the and with parts reduces
RISC. in would register oftheto moves
RS instruction and
instruction in thus fewbelow.
register store and a steps
6000, multiple orthe computer,
method finds
etc.
minimise executing.
stagesRISC
more Nature
the
addressing
each needmemory data
MC88100, described and
of the
set. and than applied CPI to STORE from
the thus
of the code banks. product
in the

signal.
IRQt(IRQ)
hebeenhas thhee deciding
other running
When program.
interrupt I an
signal.
instructions
Computer
interrupt
purpose. line system aprogram
An hardware An
procesSors
etC.
Examples
device the currernt Interrupt (v) (iv) (iii) (ii) (i) Some plan can andInstruction
keeping
device Interrupt interrupt
called interrupt Instruction
Computing/ComputerExplicitly
provided Parallel
(EPIC)
tor
Using EPIC
programs,
the latter hardware.
communicate The execution.
successfully. The semantics
the Compiler Programswith Uses prediction,
characteristics of
execute
onInthe to
execution hardware ILP refers
sending instructions driven. Today process stop within or architecture
of compiler
architecture
thecurrentevent until
either parallel
temporarily software) is EPIC ine
enhancement
techniques Level of to
facilitate
compiler
recognised. the next
happens, they almostIt
and
the a
signal processors plays must parallel architecture
to instructions. ofcompiler to the
processor case, Most
OS
action. meansService computer. figure the Parallelism
complexity (ILP)in
signal uses
program get in all I/O attached compiler'sprovides proVidesdesign explicitly
the be EPIC the
it emitted each in
Then must the program to that
computing
a stops out key written hardware. MAH-MCAGuide
Prep
handles
that pauses To
running
anotor
her
th e Routinedevices
what are t he role
are
identifies
are in
the the
docomputer
stop end they or It to by the plan the laid
using
given cycle relatively which
this Degins terminates requires
a a
Intel plan in
enhancements
interrupts,
device in
operations orandfollow (ISR) have to
computer device
mechanisms requisite
designing
of
out below and
speculation suchas features
Inter upt operatos and
to
either
until run system
the for bus a next.
do
the
IA-64,
execution
ofexecution parallelism sequential
communicates :
the
programs,lo
all
n

setnodipng it wo resu
they the s service aoperating (either
list are thicontrol or Itanium support operaton
Requeisntforms sense o froma tot the
or the
to o nlas that while
. a
Used
instruction.
subroutine
call, This
a Interrupt
Software
Usually, 0S. A (0)
software (0) (b) Hordware
noitcurtsni accordinglyprservi. ocescesoTyr pito
cbywiathlIntya,errupt tythpeis readthe tdharHardware
Interrupt a
This Interrupt
Therypes of
keyboard|
when
the ram deadlock.
system system
the tound.
hardware
interrupt,
ghost priority
Spurious a Non-maskable
non-maskable affect
interrupt set,Maskable a)
mask disables
interrupt
dw Foar re
interrupt
CConcoCompumtepr utser
Program certain

key.inet,device
e r upt
terminates possibility the
par ti cular are
System
conditions
processorthe
interrupt These
misbehaves. events
Interrupt
interrupt
some
mask
are
interrupt
maskablehardware
interruptdetermine
is mask
raising
which to
hardware
Request
in terrupt
a. ,
mouse exampl o
two
requests invokes
interrupts
Software interrupts interrupt disabled. Interrupt In is types
interacts
or
occurs
of interrupts
that Interrupt
cannot register
15 the device.
the Line theto
al
thisindicates
moving
that
thepositionIn
an
of
requests such
spurious is Classited electronic interrupt f
OS the are
If for cannot interrupts.enabled. requests. IRQ. .This (RL). examnple
IRQ it devices
requests
met when interrupts, the which Also signals. be Signals or
services. interrupt are
and selectively n and has key mouse a
with certain
by ISR
known bedisabled In atntorequesting
devicemakes
is
an difficultinterrupt processor, then are
a stroke hethe external
tto signal
it follows as
executing does no ignored. are
These WhenWhen
that three associates
value
that
device software
applicatona some connected processor or
need
are and it source providepossiblefor it
services
may not to
usually
as so are it from
commonly are cases, enables
the types pressing
atattention a
functions
drivers identify phantom
is a it affected mask is an instant.that
a account
result can type a doesnot clear, arn Architecture
interruptfrom
special high the internal as: service mnust
be and
or like
the infor if of bythe bit stop
from
a a
or the is

" " " " " "

The data " performed " transterred
follows as Communication
While from processor an
acknowledgmentcontroller Theaccepted
processer. The data
buses,After on
the
The performed
register
transferred The connected
arWhile
e as registers The The including
the As through The time.atabyThe interface
Devices
Processor
betweenThe and
I/0 typicallySoftwareby
output register samne the Communication prograrn
interface data on
placingdevices CPU processor data
processor input the
transferring
data the
register the
CPU oftransferring data input processor called
of signal also the register in
to the register th
thatdevices e is from unit. the of interupts
devices the on unit
dataissue on
register, devices to execution
taddress
he places
interface thelaces th e devices
interface now the be data computer traps
signal output the thenthrough register.
to an In
of addressthe data processor then in data thentransferred to may
then the data issue the input a
I/O the the now control which an between
from computer or
dataplaces places errors.
devices.
to interface bus. unit. bus
data to unit.interface isissue output exceptions. also
receive the
write and address anavailable
holds /Odevice system
the bus control connectedtheto output of I/O bus transfer I/O These be
the that the the the devices,
is unexpectediy
triggered e
processor. connected data placed device.system, to devices
the
data unit signal of needsdevices, computer data read unit
the todata the
is
interrupts
bus on the data onthe implemented
data issue which the
single some
processor data
stored onsignal th e datavalid on
to output to for and
and be some the data signal byte the steps
to the appropriate
a data system. data to flagregister, is are
data the
sends the in data writes devices the bus. of are and
device the steps bus bit using
the
data of
data bus 21
 8. 7. 6. 5. 4. Example of 3. 2.
(d) Maskable
Non-maskableinterrupt
interrupt
interrupt
Spurious
All
) (b) (a) Which
(cinterrupt? interrupt
Software
interrupt
Normal (a)
() external
attention This computer?
Paging(c) within
Instruction

interrupt
set(a) device (c) time(a) canRISC
the Which access
one
be operate
CISC(a) types
designed
is
EPIC(c)CISC(a) etc. MC EPIC()
Itprocessors
88100,
RISC(avery
) large Instruction
Which PCI()set(a) in
language.
machine Challenges
A/An 1.
ChapterEY
EXERCISES
of attached of processors
cdockexecuted
within of simple set
of hardware at of
the the from the computer ofthe
a DEC's computer
above following following per RISC(b)high to
following
the is to very
an to cyce only speed.perform iS
device
electronic
OS.
a instructions, Alpha a
computer complex group
use processors instructions
is/are isa architecture
interrupt
Driver(d) (b) thatInterrupt
Hardware
interrupt Scheduling
(d) (b) (d) one(bib)t simple (c) a (d) RISC(b) 21064, (d) CISC(b) Deadlock (d) (b)
Interrupt
signal All Interrupt smaller None None of
typels) indicates ignal or and commands
of so 21164, IBarMe
from
emitted instructions that specialised? that
these number of of
of from these these contains
it a (d) it 21264 range
hardware
needs an program by Bus can 6000,RS for
of
a that Irom a
CPU a

15.In 14. 13. 12. 11. 10.

(d) (c) hardware
b) (a)
includethe (a) Which
priorityinstruction set
(c)
interface unit
(a)
using
processor The ()
interrupt
traps interrupt
Software
(a) Software
triggered (d) interrupt
interrupt
Spurious
Hardware
interrupt (c) (b) (aDrogram
Maskable ) from Which
Non-maskable
interrupt
Normalinterrupt (b) system
(d) interrupt
interrupt
SpuriousMaskable
(c) deadlock?
(a) 9.
interrupt.interrupt
Normal (d) interrupt
Non-maskable
interrupt
Spurious
If interrupt
(c) (b) Signals
Maskable (a)
fetchingimplementing
souring
Bothsouring Hard communication Both ISR
the
(b) Diskwhile theof (a)
are by
interrupt
interrupt
operating
terminates
does
that
and the the all of and
the following
(b) the program
typically Which not are
interrupt
address
(c) assigning (b) account
interrupt,Printer
register computer occurs type affected
between may system? or
of
vector devices execution
called requestwhen of
the on interrupt?
(c) deadlock (d) (b)
interrupt (d) (b)
also interrupt for
stack action
that Key system exceptions the
by
interrupt into I/O None be the
is unexpectedly
errors. certain an possibility
special board having
highet a devices
is application mask
of may
handler done is
by(d) implemented these
These services result
are
register Flopp) and of called
the such
in
a

revious
I8 Challenges
(dI)l. Chapter n
TimebReal(Del
c) timasimple
ye(a) one The 1(.a2) s 19. (0) Stresults? (8.
ack(a)Supercomputing
() instsizIefrn. uctstepsioisConsns idRegisters
er intermediate tcomputing
he Cloud d()
c ()second,processor
QuePsretvioYensusars' Coomnpucter pts
Years' time Which instructicalonalneotdhis
er The cL00x se10 per clocku
2.50x
17.
Questions
(6)
12.(c) (b)2.
nstruction
required
machine is =10000, run
computer
a the
of
instructionproces 1I0-
(b20
)s onper
following
used is when 10
secclock
then its
this
for what second.
system,
18. 13.(a) (b)3. processor
during is
fetching t
is system
.A
(PYQs)
() Time
Seek(d) (b) 100()s the Pipelining
Grid(d) (b)
computing (d) (b)
the
rated
Architecture
Computer
CPU executionprogram
whereAccumulators (dHeap
) (b) fetch None 4.00
period
as
(d)20. 1(9b). 14.(c) and with
b)
4. by execution 2500
cycleknown
execution
(d) isnspeed
P, ALU or of 10x is
time thhaving
e decode these million
as 200 s of to of sec (PYOs)
15.(d) (c)5. input 109 store
Score
Count
Your for current cycles
20201 of (2021]) 2n 2021] (2021 2027)
P?
21.() 23. 22. 21.
se(c) 1average
(a) A1286(c) 1284(a) itthe disk organised size IS< capacity (0-15)
cylinder Consider
microseconds
milliseconds 85(d) 1.85(c) (15
1.milliseconds
milliseconds b) (a) time2cache
is cache
5x hard is Let
cylinder
stored location42797
cylinder the
92.() 10 hit
access
latency disk containshaving
in
sec in cylinder-wise KB a ratio memory
has numbera of no., each hard
time
is
time acontinuous the surface sector 16384 disk
stored 15%.
23. rotational 64 access
is
is offile sectors
cylinders with The 10
the is in is microseconds.
sec(d05
) 0.sec0(5b) d) 1282(b) <1200,9, the no., and 512 effective ime

Ioipid
1288(manner?
speed last (0-63) 16
disksector thbytes
e recording is
sector addressing (0-16383) 10
of 40>. andno>, Data Data memory
milliseconds
6000 of the Assume
theWhat are surfaces
Astorage and
rpm. access
fle,starting format fle
each (2014,17)
(2016] (2016] is ot the and 23
lts if