ARM Processor cores

Prardiva Mangilipally

1 ELEC8200-001: Mangilipally: ARM Core Fall 2008

 ARM Ltd
 Founded in November 1990
Spun out of Acorn Computers

 Designs the ARM range of RISC processor cores

 Licenses ARM core designs to semiconductor partners
who fabricate and sell to their customers.
ARM does not fabricate silicon itself

 Also develop technologies to assist with the design-in of

the ARM architecture
Software tools, boards, debug
hardware, application software, bus
architectures, peripherals etc

2 ELEC8200-001: Mangilipally: ARM Core Fall 2008

 Intoduction
Leading provider of 32-bit embedded RISC
microprocessors, 75% of market
High performance
Low power consumption
Low system cost
Solutions for
Embedded real-time systems for mass storage,
automotive, industrial and networking applications
Secure applications - smartcards and SIMs
Open platforms running complex operating systems

3 ELEC8200-001: Mangilipally: ARM Core Fall 2008

 2/3
 ARMv1
First version of ARM processor
26-bit addressing, no multiply / coprocessor

 ARMv2
ARM2, First commercial chip
Included 32-bit result multiply instructions /
coprocessor support

4 ELEC8200-001: Mangilipally: ARM Core Fall 2008

 3/3
 ARMv2a
ARM3 chip with on-chip cache
Added load and store
cache management

 ARMv3
ARM6, 32 bit addressing, virtual
memory support

5 ELEC8200-001: Mangilipally: ARM Core Fall 2008

 ARM Processor Core
Current low-end ARM core for applications like
digital mobile phones
TDMI
T: Thumb, 16-bit instruction set
D: on-chip Debug support, enabling the processor to halt
in response to a debug request
M: enhanced Multiplier, yield a full 64-bit result, high
performance
I: EmbeddedICE hardware
Von Neumann architecture
3-stage pipeline

6 ELEC8200-001: Mangilipally: ARM Core Fall 2008

ARM Core Diagram

7 ELEC8200-001: Mangilipally: ARM Core Fall 2008

 The Registers
 ARM has 37 registers all of which are 32-bits long.
1 dedicated program counter
1 dedicated current program status register
5 dedicated saved program status registers
30 general purpose registers
 The current processor mode governs which of several banks is
accessible. Each mode can access
a particular set of r0-r12 registers
a particular r13 (the stack pointer, sp) and r14
(the link register)
the program counter, r15 (pc)
the current program status register, cpsr
Privileged modes (except System) can also access
a particular spsr (saved program status register)
8 ELEC8200-001: Mangilipally: ARM Core Fall 2008
 DIFFERENT STATES
 When the processor is executing in ARM state:
All instructions are 32 bits wide
All instructions must be word aligned

 When the processor is executing in Thumb state:

All instructions are 16 bits wide
All instructions must be halfword aligned

 When the processor is executing in Jazelle state:

All instructions are 8 bits wide
Processor performs a word access to read 4 instructions
at once

9 ELEC8200-001: Mangilipally: ARM Core Fall 2008

 Thumb
 Thumb is a 16-bit instruction set
Optimised for code density from C code (~65% of ARM code size)
Improved performance from narrow memory
Subset of the functionality of the ARM instruction set
 Core has additional execution state - Thumb
Switch between ARM and Thumb using BX instruction

31 0
ADDS r2,r2,#1
For most instructions generated by compiler:
32-bit ARM Instruction
 Conditional execution is not used
 Source and destination registers identical
 Only Low registers used
 Constants are of limited size
1 0
 Inline barrel shifter not used
5 ADD r2,#1
16-bit Thumb Instruction
10 ELEC8200-001: Mangilipally: ARM Core Fall 2008
 ARM Interface Signals (1/4)
mclk A[31:0]
clock
control wait
Din[31:0]
eclk
configuration bigend Dout[31:0]

irq D[31:0] memory

interrupts ¼q interface
isync bl[3:0]
r/w
initialization reset mas[1:0]
mreq
enin
enout seq
lock
enouti
abe trans
ale MMU
mode [4:0] interface
bus ape abort
control dbe
tbe Tbit state
busen
highz ARM7TDMI tapsm[3:0]
busdis ir[3:0]
ecapclk core tdoen TAP
tck1 information
dbgrq
tck2
breakpt
screg[3:0]
dbgack
exec drivebs
extern1 ecapclkbs
extern0 icapclkbs
debug dbgen highz
rangeout0 boundary
pclkbs scan
rangeout1 rstclkbs extension
dbgrqi sdinbs
commrx sdoutbs
commtx shclkbs
opc shclk2bs
coprocessor cpi
interface cpa TRST
TCK JTAG
cpb
TMS controls
Vdd TDI
power
Vss TDO

11 ELEC8200-001: Mangilipally: ARM Core Fall 2008

ARM Interface Signals (2/4)
 Clock control
 All state change within the processor are controlled by mclk, the memory
clock
 Internal clock = mclk AND \wait
 eclk clock output reflects the clock used by the core
 Memory interface
 32-bit address A[31:0], bidirectional data bus D[31:0], separate data out
Dout[31:0], data in Din[31:0]
 seq indicates that the memory address will be sequential to that used in the
previous cycle

12 ELEC8200-001: Mangilipally: ARM Core Fall 2008

ARM Interface Signals (3/4)
 Interrupt
 \fiq, fast interrupt request, higher priority
 \irq, normal interrupt request
 isync, allow the interrupt synchronizer to be passed
 Initialization
 \reset, starts the processor from a known state, executing from address
0000000016
 ARM characteristics

13 ELEC8200-001: Mangilipally: ARM Core Fall 2008

Memory Access
 The ARM is a Von Neumann, load/store
architecture, i.e.,
 Only 32 bit data bus for both inst. And data.
 Only the load/store inst. (and SWP) access
memory.
 Memory is addressed as a 32 bit address
space
 Data type can be 8 bit bytes, 16 bit half-
words or 32 bit words, and may be seen as
a byte line folded into 4-byte words

14 ELEC8200-001: Mangilipally: ARM Core Fall 2008

 Processor Core Vs CPU Core
 Processor Core
– The engine that fetches instructions and execute them
– E.g.: ARM7TDMI, ARM9TDMI, ARM9E-S
virtual address

 CPU Core
– Consists of the ARM MMU
instruction & ARM7TDMI
data cache
processor core and some EmbeddedICE
& JTAG
tightly coupled function blocks
– Cache and memory

address
physical
instructions & data
management blocks
write
– E.g.: ARM710T, ARM720T, buffer CP15

ARM74T, ARM920T, AMBA interface

ARM922T, ARM940T,
ARM946E-S, and ARM966E-S
AMBA AMBA
address data
ARM710T
15 ELEC8200-001: Mangilipally: ARM Core Fall 2008
 References
1) www.arm.com
2) www.electronicdesign.com/Articles/ArticleID/16595/
16595.html
3) www2.electronicproducts.com/ARM_processor_core
_achieves_new_heights_in_performance_efficiency-
article-poyjh02-jan200
4) en.wikipedia.org/wiki/ARM_architecture

16 ELEC8200-001: Mangilipally: ARM Core Fall 2008

 Thank you

17 ELEC8200-001: Mangilipally: ARM Core Fall 2008