Skip to content

Conversation

AZKKXL
Copy link

@AZKKXL AZKKXL commented Aug 13, 2025

Summary

The is esp32c5 officially supported in IDF v5.5
Pulling together changes and generic board support needed here.

Some details

  1. I2S is not enabled: #define MICROPY_PY_MACHINE_I2S (0)
  2. As of the release/v5.5 version of ESP-IDF, there is only one configuration option for XTAL_FREQ, which is XTAL_FREQ_AUTO. This causes configuration options like CONFIG_XTAL_FREQ_40 added in sdkconfig to not take effect. I have made simple modifications in the source code, which can be adjusted once ESP-IDF opens up the configuration options in the future.
  3. Reference links:CONFIG_XTAL_FREQ = 0 for esp32c5 #17903 and CONFIG_XTAL_FREQ & ESP32C5 with release/v5.5 (IDFGH-16270) espressif/esp-idf#17426

Tesing

  • machine.pin

  • machine.i2c

  • machine.adc

  • machine.pwm

  • machine.timer

@dpgeorge
Copy link
Member

Thanks for the contribution.

Please can you separate the changes here into two commits:

  • adding C5 support
  • adding the new board

@AZKKXL AZKKXL force-pushed the seeed_xiao_esp32c5 branch from de16f50 to d66fea2 Compare August 14, 2025 01:20
AZKKXL added 2 commits August 14, 2025 09:22
Signed-off-by: yuan_mo <2286087148@qq.com>
Signed-off-by: yuan_mo <2286087148@qq.com>
@AZKKXL AZKKXL force-pushed the seeed_xiao_esp32c5 branch from d66fea2 to 24a0bda Compare August 14, 2025 01:23
@AZKKXL
Copy link
Author

AZKKXL commented Aug 14, 2025

@dpgeorge
Thank you for your reply. It has now been revised.

@projectgus projectgus self-requested a review August 20, 2025 05:00
@Vincent1-python
Copy link

@AZKKXL #17971 When this PR ends, this automatic reading problem may be avoided, and he will not ask for XTAL frequency at compile time.

@AZKKXL
Copy link
Author

AZKKXL commented Aug 26, 2025

@Vincent1-python WOW! That's cool!

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants