Skip to content

H7B3: Split DAC1/2 REC, remove LPTIM45 #499

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Feb 15, 2021
Merged

H7B3: Split DAC1/2 REC, remove LPTIM45 #499

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
8b03042
H7B3: Split DAC1/2 REC, remove LPTIM45
mattico Feb 13, 2021
57c5bd2
Fix changes to resetValues in h7b3
adamgreig Feb 15, 2021
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
70 changes: 70 additions & 0 deletions devices/stm32h7b3.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -18,6 +18,76 @@ _modify:
OctoSPII_O_Manager:
groupName: OctoSPII_O_Manager

# Remove LPTIM4/5 from RCC
# Split DAC1/2 REC
# TODO: remove LPTIM4/LPTIM5 from EXTI enumerated values
RCC:
_modify:
# Fix reset values for these registers.
# Note that the rename operation to remove C1 happens alongside this
# modification, so we have to use the original names.
C1_APB1LLPENR:
resetValue: "0xE8FFC3FF"
C1_APB4ENR:
resetValue: "0x00010000"
C1_APB4LPENR:
resetValue: "0x0C01E6AA"

APB1LRSTR:
_modify:
DAC12RST:
name: DAC1RST
description: DAC1 (containing two converters) reset
APB1LENR:
_modify:
DAC12EN:
name: DAC1EN
description: DAC1 (containing two converters) peripheral clock enable
APB1LLPENR:
_modify:
DAC12LPEN:
name: DAC1LPEN
description: DAC1 (containing two converters) peripheral clock enable during CSleep mode
APB4RSTR:
_delete:
- LPTIM4RST
- LPTIM5RST
_add:
DAC2RST:
description: DAC2 (containing one converter) reset
bitOffset: 13
bitWidth: 1
access: read-write
APB4ENR:
_delete:
- LPTIM4EN
- LPTIM5EN
_add:
DAC2EN:
description: DAC2 (containing one converter) peripheral clock enable
bitOffset: 13
bitWidth: 1
access: read-write
APB4LPENR:
_delete:
- LPTIM4LPEN
- LPTIM5LPEN
_add:
DAC2LPEN:
description: DAC2 (containing one converter) peripheral clock enable during CSleep mode
bitOffset: 13
bitWidth: 1
access: read-write
D3AMR:
_delete:
- LPTIM4AMEN
- LPTIM5AMEN
DBGMCU:
APB4FZ1:
_delete:
- LPTIM4
- LPTIM5

_include:
- common_patches/h7_common_highmemory.yaml
- common_patches/dma_fcr_wo.yaml
Expand Down