MSP 34x0G Multistandard Sound Processor Family: Micronas

DATA SHEET
MICRONAS MSP 34x0G

Multistandard
Sound Processor Family
MICRONAS
Edition May 27, 2003
6251-476-1DS
MSP 34x0G DATA SHEET
Contents
Page Section Title
6 1. Introduction
7 1.1. Features of the MSP 34x0G Family
7 1.2. MSP 34x0G Version List
8 1.3. MSP 34x0G Versions and their Application Fields
9 2. Functional Description
10 2.1. Architecture of the MSP 34x0G Family
10 2.2. Sound IF Processing
10 2.2.1. Analog Sound IF Input
10 2.2.2. Demodulator: Standards and Features
11 2.2.3. Preprocessing of Demodulator Signals
11 2.2.4. Automatic Sound Select
11 2.2.5. Manual Mode
11 2.3. Preprocessing for SCART and I2S Input Signals
13 2.4. Source Selection and Output Channel Matrix
13 2.5. Audio Baseband Processing
13 2.5.1. SRS WOW
13 2.5.2. BBE High Definition Sound
13 2.5.3. Micronas VOICE
14 2.5.4. Automatic Volume Correction (AVC)
14 2.5.5. Loudspeaker and Headphone Outputs
14 2.5.6. Subwoofer Output
15 2.5.7. Quasi-Peak Detector
15 2.5.8. Micronas BASS (MB)
15 2.5.8.1. Dynamic Amplification
15 2.5.8.2. Adding Harmonics
15 2.5.8.3. Micronas BASS Parameters
15 2.6. SCART Signal Routing
15 2.6.1. SCART DSP In and SCART Out Select
16 2.6.2. Stand-by Mode
16 2.7. I2S Bus Interface
16 2.8. ADR Bus Interface
16 2.9. Digital Control I/O Pins and Status Change Indication
16 2.10. Clock PLL Oscillator and Crystal Specifications
17 3. Control Interface
17 3.1. I2C Bus Interface
17 3.1.1. Internal Hardware Error Handling
18 3.1.2. Description of CONTROL Register
18 3.1.3. Protocol Description
19 3.1.4. Proposals for General MSP 34x0G I2C Telegrams
19 3.1.4.1. Symbols
19 3.1.4.2. Write Telegrams
19 3.1.4.3. Read Telegrams
19 3.1.4.4. Examples
19 3.2. Start-Up Sequence: Power-Up and I2C-Controlling
19 3.3. MSP 34x0G Programming Interface
2 May 27, 2003; 6251-476-1DS Micronas

DATA SHEET MSP 34x0G
Contents, continued
Page Section Title
19 3.3.1. User Registers Overview

23 3.3.2. Description of User Registers
24 3.3.2.1. STANDARD SELECT Register
24 3.3.2.2. Refresh of STANDARD SELECT Register
24 3.3.2.3. STANDARD RESULT Register
26 3.3.2.4. Write Registers on I2C Subaddress 10hex
28 3.3.2.5. Read Registers on I2C Subaddress 11hex
29 3.3.2.6. Write Registers on I2C Subaddress 12hex
42 3.3.2.7. Read Registers on I2C Subaddress 13hex
43 3.4. Programming Tips
43 3.5. Examples of Minimum Initialization Codes
43 3.5.1. B/G-FM (A2 or NICAM)
43 3.5.2. BTSC-Stereo
43 3.5.3. BTSC-SAP with SAP at Loudspeaker Channel
44 3.5.4. FM-Stereo Radio
44 3.5.5. Automatic Standard Detection
44 3.5.6. Software Flow for Interrupt driven STATUS Check
46 4. Specifications
46 4.1. Outline Dimensions
51 4.2. Pin Connections and Short Descriptions
54 4.3. Pin Descriptions
57 4.4. Pin Configurations
60 4.5. Pin Circuits
62 4.6. Electrical Characteristics
62 4.6.1. Absolute Maximum Ratings
64 4.6.2. Recommended Operating Conditions
64 4.6.2.1. General Recommended Operating Conditions
65 4.6.2.2. Analog Input and Output Recommendations
66 4.6.2.3. Recommendations for Analog Sound IF Input Signal
67 4.6.2.4. Crystal Recommendations
68 4.6.3. Characteristics
68 4.6.3.1. General Characteristics
69 4.6.3.2. Digital Inputs, Digital Outputs
70 4.6.3.3. Reset Input and Power-Up
71 4.6.3.4. I2C-Bus Characteristics
72 4.6.3.5. I2S-Bus Characteristics
74 4.6.3.6. Analog Baseband Inputs and Outputs, AGNDC
75 4.6.3.7. Sound IF Inputs
75 4.6.3.8. Power Supply Rejection
76 4.6.3.9. Analog Performance
79 4.6.3.10. Sound Standard Dependent Characteristics
Micronas May 27, 2003; 6251-476-1DS 3

Contents, continued
Page Section Title
83 5. Appendix A: Overview of TV-Sound Standards

83 5.1. NICAM 728
84 5.2. A2-Systems
85 5.3. BTSC-Sound System
85 5.4. Japanese FM Stereo System (EIA-J)
86 5.5. FM Satellite Sound
86 5.6. FM-Stereo Radio
87 6. Appendix B: Manual/Compatibility Mode

87 6.1. Demodulator Write and Read Registers for Manual/Compatibility Mode
88 6.2. DSP Write and Read Registers for Manual/Compatibility Mode
89 6.3. Manual/Compatibility Mode: Description of Demodulator Write Registers
89 6.3.1. Automatic Switching between NICAM and Analog Sound
89 6.3.1.1. Function in Automatic Sound Select Mode
89 6.3.1.2. Function in Manual Mode
91 6.3.2. A2 Threshold
91 6.3.3. Carrier-Mute Threshold
92 6.3.4. Register AD_CV
93 6.3.5. Register MODE_REG
95 6.3.6. FIR-Parameter, Registers FIR1 and FIR2
95 6.3.7. DCO-Registers
97 6.4. Manual/Compatibility Mode: Description of Demodulator Read Registers
97 6.4.1. NICAM Mode Control/Additional Data Bits Register
97 6.4.2. Additional Data Bits Register
97 6.4.3. CIB Bits Register
98 6.4.4. NICAM Error Rate Register
98 6.4.5. PLL_CAPS Readback Register
98 6.4.6. AGC_GAIN Readback Register
98 6.4.7. Automatic Search Function for FM-Carrier Detection in Satellite Mode
99 6.5. Manual/Compatibility Mode: Description of DSP Write Registers
99 6.5.1. Additional Channel Matrix Modes
99 6.5.2. Volume Modes of SCART1/2 Outputs
99 6.5.3. FM Fixed Deemphasis
99 6.5.4. FM Adaptive Deemphasis
100 6.5.5. NICAM Deemphasis
100 6.5.6. Identification Mode for A2 Stereo Systems
100 6.5.7. FM DC Notch
100 6.6. Manual/Compatibility Mode: Description of DSP Read Registers
100 6.6.1. Stereo Detection Register for A2 Stereo Systems
100 6.6.2. DC Level Register
101 6.7. Demodulator Source Channels in Manual Mode
101 6.7.1. Terrestric Sound Standards
101 6.7.2. SAT Sound Standards
101 6.8. Exclusions of Audio Baseband Features
101 6.9. Compatibility Restrictions to MSP 34x0D
4 May 27, 2003; 6251-476-1DS Micronas

Contents, continued
Page Section Title
103 7. Appendix C: Application Information

103 7.1. Phase Relationship of Analog Outputs
104 7.2. Application Circuit
105 8. Appendix D: MSP 34x0G Version History
106 9. Data Sheet History
License Notice:
Dolby Pro Logic is a trademark of Dolby Laboratories.
Supply of this implementation of Dolby Technology does not convey a license nor imply a right under any patent, or any other industrial or intellec-
tual property right of Dolby Laboratories, to use this implementation in any finished end-user or ready-to-use final product. Companies planning to
use this implementation in products must obtain a license from Dolby Laboratories Licensing Corporation before designing such products.
Micronas May 27, 2003; 6251-476-1DS 5

Multistandard Sound Processor Family Current ICs have to perform adjustment procedures in
order to achieve good stereo separation for BTSC and
Release Note: Revision bars indicate significant EIA-J. The MSP 34x0G has optimum stereo perfor-
changes to the previous edition. The hardware and mance without any adjustments.
software description in this document is valid for
the MSP 34x0G version C12 and following ver- All MSP 34xxG versions are pin compatible to the
sions. MSP 34xxD. Only minor modifications are necessary
to adapt a MSP 34xxD controlling software to the
MSP 34xxG. The MSP 34x0G further simplifies con-
1. Introduction trolling software. Standard selection requires a single
I2C transmission only.
The MSP 34x0G family of single-chip Multistandard
Sound Processors covers the sound processing of all The MSP 34x0G has built-in automatic functions: The
analog TV-Standards worldwide, as well as the NICAM IC is able to detect the actual sound standard automat-
digital sound standards. The full TV sound processing, ically (Automatic Standard Detection). Furthermore,
starting with analog sound IF signal-in, down to pro- pilot levels and identification signals can be evaluated
cessed analog AF-out, is performed on a single chip. internally with subsequent switching between mono/
Figure 11 shows a simplified functional block diagram stereo/bilingual; no I2C interaction is necessary (Auto-
of the MSP 34x0G. matic Sound Selection).
These TV sound processing ICs now include versions The MSP 34x0G can handle very high FM deviations
for processing the multichannel television sound even in conjunction with NICAM processing. This is
(MTS) signal conforming to the standard recom- especially important for the introduction of NICAM in
mended by the Broadcast Television Systems Com- China.
mittee (BTSC). The DBX noise reduction, or alterna-
tively, Micronas Noise Reduction (MNR) is performed The ICs are produced in submicron CMOS technology.
alignment free. The MSP 34x0G is available in the following pack-
ages: PSDIP64-1, PSDIP52-1/-2, PMQFP80-11, and
Other processed standards are the Japanese FM-FM PMQFP64-2.
multiplex standard (EIA-J) and the FM Stereo Radio
standard.
Sound IF1 Loud- Loud-

De- Pre- speaker speaker
ADC processing DAC
modulator Sound
Sound IF2 Processing Subwoofer
Headphone
Source Select
Sound DAC Headphone

2
I S1 Processing
Prescale
I2S2
I2S
SCART1
DAC
SCART2 SCART
DSP SCART1
SCART3 Input ADC Prescale
Select SCART
DAC Output
SCART4 Select
MONO
SCART2
Fig. 11: Simplified functional block diagram of the MSP 34x0G
6 May 27, 2003; 6251-476-1DS Micronas

1.1. Features of the MSP 34x0G Family
Feature 3400 3410 3420 3440 3450 3460
Standard Selection with single I2C transmission X X X X X X
Automatic Standard Detection of terrestrial TV standards/Automatic Carrier Mute function X X X X X X
Automatic Sound Selection (mono/stereo/bilingual), new registers MODUS, STATUS X X X X X
Two selectable sound IF (SIF) inputs X X X X X X
Automatic Carrier Mute function X X X X X X
Interrupt output programmable (indicating status change) X X X X X X
Loudspeaker / Headphone channel with volume, balance, bass, treble, loudness X X X X X X
AVC: Automatic Volume Correction X X X X X X
Subwoofer output with programmable low-pass and complementary high-pass filter X X X X X X
Micronas BASS (MB) and 5-band graphic equalizer for loudspeaker channel X X X X X X
Spatial effect for loudspeaker channel X X X X X X
Four Stereo SCART (line) inputs, one Mono input; two Stereo SCART outputs X X X X X X
Complete SCART in/out switching matrix X X X X X X
Two I2S inputs; one I2S output X X X X X X
All analog Mono sound carriers including AM-SECAM L X X X X X X
Korean FM-Stereo A2 standard X X X X X
All analog FM-Stereo A2 and satellite standards X X X
Simultaneous demodulation of (very) high-deviation FM-Mono and NICAM X X
Adaptive deemphasis for satellite (Wegener-Panda, acc. to ASTRA specification) X X X X
ASTRA Digital Radio (ADR) together with DRP 3510A X X X X
All NICAM standards X X
Demodulation of the BTSC multiplex signal and the SAP channel X X X
Alignment free digital DBX noise reduction for BTSC Stereo and SAP X X
Alignment free digital Micronas Noise Reduction (MNR) for BTSC Stereo and SAP X
BTSC stereo separation (MSP 3420/40G also EIA-J) significantly better than spec. X X X
SAP and stereo detection for BTSC system X X X
Alignment-free Japanese standard EIA-J X X X
Demodulation of the FM-Radio multiplex signal X X X
1.2. MSP 34x0G Version List
Version Status Description
MSP 3400G available FM Stereo (A2) Version
MSP 3410G available NICAM and FM Stereo (A2) Version
MSP 3420G available NTSC Version (A2 Korea, BTSC with Micronas Noise Reduction (MNR), Japanese EIA-J system)
MSP 3440G available NTSC Version (A2 Korea, BTSC with DBX noise reduction, Japanese EIA-J system)
MSP 3450G available Global Version (all sound standards)
MSP 3460G available Global Mono Version (all sound standards)
Micronas May 27, 2003; 6251-476-1DS 7

1.3. MSP 34x0G Versions and their Application Fields
Table 11 provides an overview of TV sound stan- multimedia receiver covering all TV sound standards
dards that can be processed by the MSP 34x0G fam- together with terrestrial/cable and satellite radio sound
ily. In addition, the MSP 34x0G is able to handle the can be built; even ASTRA Digital Radio can be pro-
FM-Radio standard. With the MSP 34x0G, a complete cessed (with a DRP 3510A coprocessor).
Table 11: TV Stereo Sound Standards covered by the MSP 34x0G IC Family (details see Appendix A)
TV- Position of Sound Sound Color Broadcast e.g. in:

MSP Version
System Carrier /MHz Modulation System
3400
5.5/5.7421875 FM-Stereo (A2) PAL Germany

B/G
5.5/5.85 FM-Mono/NICAM PAL Scandinavia, Spain
L 6.5/5.85 AM-Mono/NICAM SECAM-L France
I 6.0/6.552 FM-Mono/NICAM PAL UK, Hong Kong
6.5/6.2578125 FM-Stereo (A2, D/K1) SECAM-East Slovak. Rep.

3400
3410
6.5/6.7421875 FM-Stereo (A2, D/K2) PAL currently no broadcast

D/K
6.5/5.7421875 FM-Stereo (A2, D/K3) SECAM-East Poland
3450
6.5/5.85 FM-Mono/NICAM (D/K, NICAM) PAL China, Hungary
6.5 FM-Mono
7.02/7.2 FM-Stereo Europe Sat.
Satellite 7.38/7.56 PAL
3400
ASTRA Digital Radio (ADR) ASTRA

etc.
with DRP 3510A
4.5/4.724212 FM-Stereo (A2) NTSC Korea

3420, 3440
M/N 4.5 FM-FM (EIA-J) NTSC Japan
4.5 BTSC-Stereo + SAP NTSC, PAL USA, Argentina
FM-Radio 10.7 FM-Stereo Radio USA, Europe
3460 all Standards as above but Mono demodulation only.
33 34 39 MHz 4.5 9 MHz
SAW Filter
Sound
Tuner IF Loudspeaker
Mixer
1
Mono Subwoofer
Vision
Demo- MSP 34x0G
dulator 2
SCART1
Headphone
2
SCART SCART2
Composite Inputs 2 2
SCART3 SCART1 SCART
Video
2 2 Outputs
SCART4 SCART2
I2S1 ADR I2S2
Dolby ADR
Pro Logic Decoder
Processor DRP 3510A
DPL 351xA
Fig. 12: Typical MSP 34x0G application
8 May 27, 2003; 6251-476-1DS Micronas

2. Functional Description
Micronas
DATA SHEET
Automatic
ANA_IN1+ Standard Selection Sound Select
AGC A Deemphasis: FM/AM 0 Loud- Bass/
FM/AM Loud- Comple- D DACM_L
50/75 s, J17 speaker
DEMODULATOR
DBX/MNR Channel AVC
Treble
or ness mentary Spatial Balance
Highpass Effects
Volume
D (incl. Carrier Mute) Matrix
Panda1 Prescale Stereo or A/B 1 Equalize
(0Ehex)
DACM_R
(08hex) (29hex) (02hex) (04hex) 0.5 (2Dhex) (05hex) (01hex)
ANA_IN2+ Decoded (03hex)
Standards: NICAM Stereo or A 3 Level A
Lowpass MB
NICAM Deemphasis
Beeper
Adjust DACM_SUB
A2 J17
4 (2Dhex) (2C hex) (00hex)
Stereo or B
AM Prescale (14hex)
BTSC (10hex)
EIA-J
SAT Standard I2C
FM-Radio and Sound Read
ADR-Bus
Interface Detection Register
Volume D
Headphone DACA_L

Bass/ Loudness
Channel Balance
2
I S1 Treble
5 Matrix A
I2S_DA_IN1 I2S
DACA_R
Source Select
Interface (09hex) (31/32hex) (33hex) (30hex) (06hex)
Prescale
May 27, 2003; 6251-476-1DS
(16hex)
I2S
I2S I2S_DA_OUT
2 Channel
I S2 Interface
Matrix
I2S_DA_IN2 I2S 6
Interface (0Bhex)
Prescale
(12hex)
Quasi-Peak I2C
Quasi-Peak
Channel Read
Detector
Matrix Register (19hex)
(1Ahex)
(0Chex)
A SCART
SCART DSP Input Select
2 Volume
SCART1 D
D Prescale Channel SCART1_L/R
(0Dhex)
Matrix A
(0Ahex) (07hex)
Volume SC1_OUT_L
SCART2 D
Channel SCART2_L/R
Matrix A
SC1_OUT_R
SCART Output Select

(13hex)
(41hex) (40hex)
SC1_IN_L
SC1_IN_R
MSP 34x0G
SC2_IN_L
SC2_OUT_L
SC2_IN_R
SC3_IN_L
SC2_OUT_R
SC3_IN_R
SC4_IN_L
SC4_IN_R
MONO_IN
(13hex)
Fig. 21: Signal flow block diagram of the MSP 34x0G (input and output names correspond to pin names)
9
2.1. Architecture of the MSP 34x0G Family BTSC-Mono + SAP: Detection and FM demodulation
of the aural carrier resulting in the MTS/MPX signal.
Fig. 21 on page 9 shows a simplified block diagram of Detection and evaluation of the pilot carrier, detection
the IC. The block diagram contains all features of the and FM demodulation of the SAP subcarrier. Process-
MSP 3450G. Other members of the MSP 34x0G fam- ing of DBX noise reduction or Micronas Noise Reduc-
ily do not have the complete set of features: The tion (MNR).
demodulator handles only a subset of the standards
presented in the demodulator block; NICAM process- Japan Stereo: Detection and FM demodulation of the
ing is only possible in the MSP 3410G and aural carrier resulting in the MPX signal. Demodulation
MSP 3450G. and evaluation of the identification signal and FM
demodulation of the (LR)-carrier.
2.2. Sound IF Processing FM-Satellite Sound: Demodulation of one or two FM

carriers. Processing of high-deviation mono or narrow
2.2.1. Analog Sound IF Input bandwidth mono, stereo, or bilingual satellite sound
according to the ASTRA specification.
The input pins ANA_IN1+, ANA_IN2+, and ANA_IN
offer the possibility to connect two different sound IF FM-Stereo-Radio: Detection and FM demodulation of
(SIF) sources to the MSP 34x0G. The analog-to-digital the aural carrier resulting in the MPX signal. Detection
conversion of the preselected sound IF signal is done and evaluation of the pilot carrier and AM demodula-
by an A/D-converter. An analog automatic gain circuit tion of the (LR)-carrier.
(AGC) allows a wide range of input levels. The high-
pass filters formed by the coupling capacitors at pins The demodulator blocks of all MSP 34x0G versions
ANA_IN1+ and ANA_IN2+ see Section 7.2. Applica- have identical user interfaces. Even completely differ-
tion Circuit on page 104 are sufficient in most cases to ent systems like the BTSC and NICAM systems are
suppress video components. Some combinations of controlled the same way. Standards are selected by
SAW filters and sound IF mixer ICs, however, show means of MSP Standard Codes. Automatic processes
large picture components on their outputs. In this case, handle standard detection and identification without
further filtering is recommended. controller interaction. The key features of the
MSP 34x0G demodulator blocks are:
2.2.2. Demodulator: Standards and Features Standard Selection: The controlling of the demodula-
tor is minimized: All parameters, such as tuning fre-
The MSP 34x0G is able to demodulate all TV-sound quencies or filter bandwidth, are adjusted automati-
standards worldwide including the digital NICAM sys- cally by transmitting one single value to the
tem. Depending on the MSP 34x0G version, the fol- STANDARD SELECT register. For all standards, spe-
lowing demodulation modes can be performed: cific MSP standard codes are defined.
A2 Systems: Detection and demodulation of two sep- Automatic Standard Detection: If the TV sound stan-
arate FM carriers (FM1 and FM2), demodulation and dard is unknown, the MSP 34x0G can automatically
evaluation of the identification signal of carrier FM2. detect the actual standard, switch to that standard, and
respond the actual MSP standard code.
NICAM Systems: Demodulation and decoding of the
NICAM carrier, detection and demodulation of the ana- Automatic Carrier Mute: To prevent noise effects or
log (FM or AM) carrier. For D/K-NICAM, the FM carrier FM identification problems in the absence of an FM
may have a maximum deviation of 384 kHz. carrier, the MSP 34x0G offers a configurable carrier
mute feature, which is activated automatically if the TV
Very high deviation FM-Mono: Detection and robust sound standard is selected by means of the STAN-
demodulation of one FM carrier with a maximum devi- DARD SELECT register. If no FM carrier is detected at
ation of 540 kHz. one of the two MSP demodulator channels, the corre-
sponding demodulator output is muted. This is indi-
BTSC-Stereo: Detection and FM demodulation of the cated in the STATUS register.
aural carrier resulting in the MTS/MPX signal. Detec-
tion and evaluation of the pilot carrier, AM demodula-
tion of the (LR)-carrier and detection of the SAP sub-
carrier. Processing of DBX noise reduction or Micronas
Noise Reduction (MNR).
10 May 27, 2003; 6251-476-1DS Micronas

2.2.3. Preprocessing of Demodulator Signals Stereo or A channel: Analog or digital mono

sound, stereo if available. In case of bilingual broad-
The NICAM signals must be processed by a deempha- cast, it contains language A (on left and right).
sis filter and adjusted in level. The analog demodu-
Stereo or B channel: Analog or digital mono
lated signals must be processed by a deemphasis fil-
sound, stereo if available. In case of bilingual broad-
ter, adjusted in level, and dematrixed. The correct
cast, it contains language B (on left and right).
deemphasis filters are already selected by setting the
standard in the STANDARD SELECT register. The
Fig. 22 and Table 22 show the source channel
level adjustment has to be done by means of the FM/
assignment of the demodulated signals in case of
AM and NICAM prescale registers. The necessary
Automatic Sound Select mode for all sound standards.
dematrix function depends on the selected sound stan-
dard and the actual broadcasted sound mode (mono,
Note: The analog primary input channel contains the
stereo, or bilingual). It can be manually set by the FM
signal of the mono FM/AM carrier or the L+R signal of
Matrix Mode register or automatically by the Automatic
the MPX carrier. The secondary input channel contains
Sound Selection.
the signal of the 2nd FM carrier, the L-R signal of the
MPX carrier, or the SAP signal.
2.2.4. Automatic Sound Select
In the Automatic Sound Select mode, the dematrix primary

FM/AM 0
LS Ch.
channel FM/AM Matrix
function is automatically selected based on the identifi-
cation information in the STATUS register. No I2C
Source Select
secondary Prescale
channel Stereo or A/B 1
Automatic Output-Ch.
interaction is necessary when the broadcasted sound Sound matrices
mode changes (e.g. from mono to stereo). NICAM A NICAM
Select must be set
Stereo or A 3 once to
stereo.
The demodulator supports the identification check by NICAM B Prescale Stereo or B 4
switching between mono-compatible standards (stan-
dards that have the same FM-Mono carrier) automati-
cally and non-audible. If B/G-FM or B/G-NICAM is Fig. 22: Source channel assignment of demodulated
selected, the MSP will switch between these stan- signals in Automatic Sound Select Mode
dards. The same action is performed for the stan-
dards: D/K1-FM, D/K2-FM, D/K3-FM and D/K-NICAM.
Switching is only done in the absence of any stereo or 2.2.5. Manual Mode
bilingual identification. If identification is found, the
MSP keeps the detected standard. Fig. 23 shows the source channel assignment of
demodulated signals in case of manual mode. If man-
In case of high bit-error rates, the MSP 34x0G auto- ual mode is required, more information can be found in
matically falls back from digital NICAM sound to ana- Section 6.7. Demodulator Source Channels in Manual
log FM or AM mono. Mode on page 101.
Table 21 summarizes all actions that take place when

Automatic Sound Select is switched on.
primary
LS Ch.
channel FM/AM Matrix
To provide more flexibility, the Automatic Sound Select FM-Matrix FM/AM 0
Source Select
secondary
block prepares four different source channels of channel
Prescale
Output-Ch.
demodulated sound (Fig. 22). By choosing one of the matrices
must be set
four demodulator channels, the preferred sound mode NICAM A NICAM
according to
NICAM the standard.
can be selected for each of the output channels (loud- (Stereo or A/B)
1
speaker, headphone, etc.). This is done by means of NICAM B Prescale
the Source Select registers.
The following source channels of demodulated sound Fig. 23: Source channel assignment of demodulated
are defined: signals in Manual Mode
FM/AM channel: Analog mono sound, stereo if

available. In case of NICAM, analog mono only 2.3. Preprocessing for SCART and
(FM or AM mono). I2S Input Signals
Stereo or A/B channel: Analog or digital mono
sound, stereo if available. In case of bilingual broad- The SCART and I2S inputs need only be adjusted in
cast, it contains both languages A (left) and B level by means of the SCART and I2S prescale regis-
(right). ters.
Micronas May 27, 2003; 6251-476-1DS 11

Table 21: Performed actions of the Automatic Sound Selection
Selected TV Sound Standard Performed Actions
B/G-FM, D/K-FM, M-Korea, Evaluation of the identification signal and automatic switching to mono, stereo, or bilingual. Preparing four
and M-Japan demodulator source channels according to Table 22.
B/G-NICAM, L-NICAM, I-NICAM, Evaluation of NICAM-C-bits and automatic switching to mono, stereo, or bilingual. Preparing four
D/K-NICAM demodulator source channels according to Table 22.
In case of bad or no NICAM reception, the MSP switches automatically to FM/AM mono and switches
back to NICAM if possible. A hysteresis prevents periodical switching.
B/G-FM, B/G-NICAM Automatic searching for stereo/bilingual-identification in case of mono transmission. Automatic and non-
audible changes between Dual-FM and FM-NICAM standards while listening to the basic FM-mono sound
or
carrier.
D/K1-FM, D/K2-FM, D/K3-FM, Example: If starting with B/G-FM-Stereo, there will be a periodical alternation to B/G-NICAM in the
and D/K-NICAM absence of FM-Stereo/Bilingual or NICAM-identification. Once an identification is detected, the MSP
keeps the corresponding standard.
BTSC-STEREO, FM Radio Evaluation of the pilot signal and automatic switching to mono or stereo. Preparing four demodulator
source channels according to Table 22. Detection of the SAP carrier.
M-BTSC-SAP In the absence of SAP, the MSP switches to BTSC-stereo if available. If SAP is detected, the MSP
switches automatically to SAP (see Table 22).
Table 22: Sound modes for the demodulator source channels with Automatic Sound Select
Source Channels in Automatic Sound Select Mode
Broadcasted Selected Broadcasted FM/AM Stereo or A/B Stereo or A Stereo or B

Sound MSP Standard Sound Mode (source select: 0) (source select: 1) (source select: 3) (source select: 4)
Standard Code3)
M-Korea 02 MONO Mono Mono Mono Mono

B/G-FM 03, 081)
D/K-FM 04, 05, 07, 0B1) STEREO Stereo Stereo Stereo Stereo
M-Japan 30
BILINGUAL: Left = A Left = A A B
Languages A and B Right = B Right = B
B/G-NICAM 08, 032) NICAM not available or analog Mono analog Mono analog Mono analog Mono
L-NICAM 09 error rate too high
I-NICAM 0A
D/K-NICAM 0B, 042), 052) MONO analog Mono NICAM Mono NICAM Mono NICAM Mono
D/K-NICAM 0C, 0D
(with high STEREO analog Mono NICAM Stereo NICAM Stereo NICAM Stereo
deviation FM)
BILINGUAL: analog Mono Left = NICAM A NICAM A NICAM B
Languages A and B Right = NICAM B
20, 21 MONO Mono Mono Mono Mono
STEREO Stereo Stereo Stereo Stereo
20 MONO + SAP Mono Mono Mono Mono
BTSC STEREO + SAP Stereo Stereo Stereo Stereo
21 MONO + SAP Left = Mono Left = Mono Mono SAP

Right = SAP Right = SAP
STEREO + SAP Left = Mono Left = Mono Mono SAP

FM Radio 40 MONO Mono Mono Mono Mono
STEREO Stereo Stereo Stereo Stereo

1)
The Automatic Sound Select process will automatically switch to the mono compatible analog standard.
2) The Automatic Sound Select process will automatically switch to the mono compatible digital standard.
3)
The MSP Standard Codes are defined in (see Table 37 on page 23).
12 May 27, 2003; 6251-476-1DS Micronas

2.4. Source Selection and Output Channel Matrix 2.5.2. BBE High Definition Sound
The Source Selector makes it possible to distribute all License Notice: BBE is a registered trademark of
source signals (one of the demodulator source chan- BBE Sound Inc., the BBE Logo is a trademark of BBE
nels, SCART, or I2S input) to the desired output chan- Sound Inc. A license from BBE Sound Inc. is required
nels (loudspeaker, headphone, etc.). All input and out- before a BBE-version of the MSP 34x0G can be pur-
put signals can be processed simultaneously. Each chased.
source channel is identified by a unique source
address. BBE High Definition Sound or, also called, Sonic Maxi-
mizer technology improves the clarity of music when
For each output channel, the sound mode can be set played back via loudspeakers. A more life like feeling
to sound A, sound B, stereo, or mono by means of the is created by BBE. The BBE-approved Micronas
output channel matrix. implementation works in the digital domain and thus
needs no external components and does not suffer
If Automatic Sound Select is on, the output channel from tolerances and aging effects.
matrix can stay fixed to stereo (transparent) for
demodulated signals. All MSP 34x0G are shipped without BBE except other-
wise ordered. When a BBE-version of the MSP 34x0G
is ordered, it carries a special marking on the chip for
2.5. Audio Baseband Processing identification. The BBE Sonic Maximizer functionality
must be enabled by writing a "license key" into the
2.5.1. SRS WOW MSP 34x0G. For information on how to obtain this
license key from Micronas, please contact your Micro-
License Notice: SRS, SRS WOW, and the SRS Logo nas sales representative.
are trademarks of SRS Labs, Inc. A license from SRS
Labs, Inc. is required before an SRS-version of the
MSP 34x0G can be purchased. 2.5.3. Micronas VOICE
SRS Labs WOW technology enlarges the sound Micronas VOICE was developed to add the following
image field and improves the bass performance of improvements to speech signals:
television speakers. Manufacturers can save costs by
Increase speech signal over background noise to
licensing WOW while utilizing smaller speakers and
increase intelligibility in noisy environments
still provide a higher quality audio experience.
Move voice to the foreground, closer to the listener,
WOW consists of three sections: while other sounds are moved to the back
Clarity Improvement, Improve voices that are hard to understand, leave
clear voices largely undisturbed
3D-Audio
(SRS, Sound Retrieval System),
Micronas VOICE dynamically enhances those portions
and
of speech that are important for intelligibility while at
Bass Enhancement (TruBass). the same time decreasing portions of the signal that
disturb intelligibility. The average amplitude of the sig-
nal is not changed.
Key features of WOW include:
According to speech theory, there are two main effects
Wider and taller sound image field
that affect the intelligibility of speech. Micronas VOICE
Larger sweet spot combines both effects to achieve a maximum
enhancement of intelligibility.
Deep, rich bass tones
Forward and backward masking: For intelligibility,
Quality improvements to audio listening experience consonants are more important than vowels, but the
Improved clarity of speech amplitude of consonants is much lower than that of
vowels. The consonants are masked by the vowels.
All MSP 34x0G are shipped without SRS except other- Therefore, the amplitude of consonants is increased
wise ordered. When an SRS-version of MSP 34x0G is and the amplitude of vowels decreased.
ordered, it carries a special marking on the chip for Phonemes and formants: Most important for intelli-
identification. The SRS WOW functionality must be gibility are the second to fourth formants of speech.
enabled by writing a "license key" into the
These formants are detected and increased, while
MSP 34x0G. For information on how to obtain this
other parts of the signal are decreased.
license key from Micronas, please contact your Micro-
nas sales representative.
Micronas May 27, 2003; 6251-476-1DS 13

All MSP 34x0G are shipped without Micronas VOICE 2.5.5. Loudspeaker and Headphone Outputs
except otherwise ordered. When a Micronas VOICE -
version of the MSP 34x0G is ordered, it carries a spe- The following baseband features are implemented in
cial marking on the chip for identification. The Micro- the loudspeaker and headphone output channels:
nas VOICE functionality must be enabled by writing a bass/treble, loudness, balance, and volume. A square
"license key" into the MSP 34x0G. For information on wave beeper can be added to the loudspeaker and
how to obtain this license key from Micronas, please headphone channel. The loudspeaker channel addi-
contact your Micronas sales representative. tionally performs: equalizer (not simultaneously with
bass/treble), spatial effects, and a subwoofer cross-
over filter.
2.5.4. Automatic Volume Correction (AVC)
Different sound sources (e.g. terrestrial channels, SAT 2.5.6. Subwoofer Output
channels, or SCART) fairly often do not have the same
volume level. Advertisements during movies usually The subwoofer signal is created by combining the left
have a higher volume level than the movie itself. This and right channels directly behind the loudness block
results in annoying volume changes. The Automatic using the formula (L+R)/2. Due to the division by 2, the
Volume Correction (AVC) solves this problem by D/A converter will not be overloaded, even with full
equalizing the volume level. scale input signals. The subwoofer signal is filtered by
a third-order low-pass with programmable corner fre-
To prevent clipping, the AVCs gain decreases quickly quency followed by a level adjustment. At the loud-
in dynamic boost conditions. To suppress oscillation speaker channels, a complementary high-pass filter
effects, the gain increases rather slowly for low level can be switched on. Subwoofer and loudspeaker out-
inputs. The decay time is programmable by means of put use the same volume (Loudspeaker Volume Reg-
the AVC register (see page 33). ister).
For input signals ranging from 24 dBr to 0 dBr, the

AVC maintains a fixed output level of 18 dBr. Fig. 24 dB Amplitude @dBD
shows the AVC output level versus its input level. For 5
prescale and volume registers set to 0 dB, a level of 1 0
0 dBr corresponds to full scale input/output. This is 0
SCART input/output 0 dBr = 2.0 Vrms
5 3
Loudspeaker and Aux output 0 dBr = 1.4 Vrms 2
10
output level
15
[dBr]
20
18
25
24
input level 200 2000 Hz

30 24 18 12 6 0 [dBr] f
Fig. 24: Simplified AVC characteristics Fig. 25: Frequency response of subwoofer filter
0: sharp edge
1: medium edge
2: soft edge
3: very soft edge
14 May 27, 2003; 6251-476-1DS Micronas

2.5.7. Quasi-Peak Detector 2.5.8.2. Adding Harmonics
The quasi-peak readout register can be used to read Micronas BASS exploits the psychoacoustic phenome-
out the quasi-peak level of any input source. The fea- non of the missing fundamental. Adding harmonics of
ture is based on following filter time constants: the frequency components below the cutoff frequency
gives the impression of actually hearing the low fre-
attack time: 1.3 ms quency fundamental. In other words: The listener has
decay time: 37 ms the impression that a loudspeaker system seems to
reproduce frequencies although physically not possi-
ble.
2.5.8. Micronas BASS (MB)
Amplitude (db)
The Micronas Bass system extends the frequency
range of loudspeakers or headphones.
After the adaption of MB to the loudspeakers and the

cabinet, further customizing of MB allows individual
fine tuning of the sound.
Micronas BASS is placed in the subwoofer path. For

applications without a subwoofer, the enhanced bass
Frequency
signal can be added back onto the Left/Right channels MB_HP
(see Fig. 21 on page 9). MB combines two effects:
dynamic amplification and adding harmonics. Fig. 27: Adding harmonics
2.5.8.1. Dynamic Amplification 2.5.8.3. Micronas BASS Parameters
Low frequency signals can be boosted while the output Several parameters allow tuning the characteristics of
signal amplitude is measured. If the amplitude comes Micronas BASS according to the TV loudspeaker, the
close to a definable limit, the gain is reduced automati- cabinet, and personal preferences (see Table 311).
cally in dynamic Volume mode. Therefore, the system For more detailed information on how to set up MB,
adapts to the signal amplitude which is really present please refer to the corresponding application note.
at the output of the MSP device. Clipping effects are
avoided.
2.6. SCART Signal Routing
Amplitude
(db)
2.6.1. SCART DSP In and SCART Out Select
The SCART DSP Input Select and SCART Output

MB_LIMIT
Select blocks include full matrix switching facilities. To
Signal Level
design a TV set with four pairs of SCART-inputs and

two pairs of SCART-outputs, no external switching
hardware is required. The switches are controlled by
the ACB user register (see page 41).
Frequency
MB_HP MB_LP SUBW_FREQ
Fig. 26: Dynamic amplification
Micronas May 27, 2003; 6251-476-1DS 15

2.6.2. Stand-by Mode 2.8. ADR Bus Interface
If the MSP 34x0G is switched off by first pulling For the ASTRA Digital Radio System (ADR), the
STANDBYQ low and then (after >1 s delay) switching MSP 3400G, MSP 3410G, and MSP 3450G performs
off DVSUP and AVSUP, but keeping AHVSUP preprocessing such as carrier selection and filtering.
(Stand-by-mode), the SCART switches maintain Via the 3-line ADR-bus, the resulting signals are trans-
their position and function. This allows the copying ferred to the DRP 3510A coprocessor, where the
from SCART-input to SCART-output in the TV sets source decoding is performed. To be prepared for an
stand-by mode. upgrade to ADR with an additional DRP board, the fol-
lowing lines of MSP 34x0G should be provided on a
In case of power on or starting from stand-by (switch- feature connector:
ing on the DVSUP and AVSUP, RESETQ going high
AUD_CL_OUT
2 ms later), all internal registers except the ACB regis-
ter (see page 41) are reset to the default configuration I2S_DA_IN1 or I2S_DA_IN2
(see Table 35 on page 20). The reset position of the
I2S_DA_OUT
ACB register becomes active after the first I2C trans-
mission into the Baseband Processing part. By trans- I2S_WS
mitting the ACB register first, the reset state can be
redefined. I2S_CL
ADR_CL, ADR_WS, ADR_DA
2.7. I2S Bus Interface For more details, please refer to the DRP 3510A data
sheet.
The MSP 34x0G has a synchronous master/slave
input/output interface running on 32 kHz.
2.9. Digital Control I/O Pins and
The interface accepts two formats: Status Change Indication
1. I2S_WS changes at the word boundary
The static level of the digital input/output pins
2. I2S_WS changes one I2S-clock period before the D_CTR_I/O_0/1 is switchable between HIGH and
word boundaries. LOW via the I2C-bus by means of the ACB register
(see page 41). This enables the controlling of external
All I2S options are set by means of the MODUS and hardware switches or other devices via I2C-bus.
the I2S_CONFIGURATION registers.
The digital input/output pins can be set to high imped-
The I2S bus interface consists of five pins: ance by means of the MODUS register (see page 26).
I2S_DA_IN1, I2S_DA_IN2: In this mode, the pins can be used as input. The cur-
I2S serial data input: 16, 18....32 bits per sample rent state can be read out of the STATUS register (see
page 28).
I2S_DA_OUT:
I2S serial data output: 16, 18...32 bits per sample Optionally, the pin D_CTR_I/O_1 can be used as an
interrupt request signal to the controller, indicating any
I2S_CL:
changes in the read register STATUS. This makes poll-
I2S serial clock
ing unnecessary, I2C bus interactions are reduced to a
I2S_WS: minimum (see STATUS register on page 28 and
I2S word strobe signal defines the left and right MODUS register on page 26).
sample
If the MSP 34x0G serves as the master on the I2S 2.10. Clock PLL Oscillator and Crystal Specifications
interface, the clock and word strobe lines are driven by
the IC. In this mode, only 16 or 32 bits per sample can The MSP 34x0G derives all internal system clocks
be selected. In slave mode, these lines are input to the from the 18.432 MHz oscillator. In NICAM or in I2S-
IC and the MSP clock is synchronized to 576 times the Slave mode, the clock is phase-locked to the corre-
I2S_WS rate (32 kHz). NICAM operation is not possi- sponding source. Therefore, it is not possible to use
ble in slave mode. NICAM and I2S-Slave mode at the same time.
An I2S timing diagram is shown in Fig. 427 on For proper performance, the MSP clock oscillator
page 73. requires a 18.432 MHz crystal. Note that for the
phase-locked modes (NICAM, I2S-Slave), crystals with
tighter tolerance are required.
16 May 27, 2003; 6251-476-1DS Micronas

3. Control Interface response time is about 0.3 ms. If the MSP cannot
accept another byte of data (e.g. while servicing an
3.1. I2C Bus Interface internal interrupt), it holds the clock line I2C_CL low to
force the transmitter into a wait state. The I2C Bus
The MSP 34x0G is controlled via the I2C bus slave Master must read back the clock line to detect when
interface. the MSP is ready to receive the next I2C transmission.
The positions within a transmission where this may
The IC is selected by transmitting one of the happen are indicated by Wait in Section 3.1.3. The
MSP 34x0G device addresses. In order to allow up to maximum wait period of the MSP during normal opera-
three MSP ICs to be connected to a single bus, an tion mode is less than 1 ms.
address select pin (ADR_SEL) has been implemented.
With ADR_SEL pulled to high, low, or left open, the
MSP 34x0G responds to different device addresses. A 3.1.1. Internal Hardware Error Handling
device address pair is defined as a write address and
a read address (see Table 31). In case of any hardware problems (e.g. interruption of
the power supply of the MSP), the MSPs wait period is
Writing is done by sending the write device address, extended to 1.8 ms. After this time period elapses, the
followed by the subaddress byte, two address bytes, MSP releases data and clock lines.
and two data bytes.
Reading is done by sending the write device address, Indication and solving the error status:
followed by the subaddress byte and two address
bytes. Without sending a stop condition, reading of the To indicate the error status, the remaining acknowl-
addressed data is completed by sending the device edge bits of the actual I2C-protocol will be left high.
read address and reading two bytes of data. Additionally, bit[14] of CONTROL is set to one. The
MSP can then be reset via the I2C bus by transmitting
Refer to Section 3.1.3. for the I2C bus protocol and to the RESET condition to CONTROL.
Section 3.4. Programming Tips on page 43 for pro-
posals of MSP 34x0G I2C telegrams. See Table 32
for a list of available subaddresses. Indication of reset:
Besides the possibility of hardware reset, the MSP can Any reset, even caused by an unstable reset line etc.,
also be reset by means of the RESET bit in the CON- is indicated in bit[15] of CONTROL.
TROL register by the controller via I2C bus.
A general timing diagram of the I2C bus is shown in
Due to the architecture of the MSP 34x0G, the IC can- Fig. 425 on page 71.
not react immediately to an I2C request. The typical
Table 31: I2C Bus Device Addresses
ADR_SEL Low High Left Open

(connected to DVSS) (connected to DVSUP)
Mode Write Read Write Read Write Read
MSP device address 80hex 81hex 84hex 85hex 88hex 89hex
Table 32: I2C Bus Subaddresses
Name Binary Value Hex Value Mode Function
CONTROL 0000 0000 00 Read/Write Write: Software reset of MSP (see Table 33)
Read: Hardware error status of MSP
WR_DEM 0001 0000 10 Write write address demodulator
RD_DEM 0001 0001 11 Write read address demodulator
WR_DSP 0001 0010 12 Write write address DSP
RD_DSP 0001 0011 13 Write read address DSP
Micronas May 27, 2003; 6251-476-1DS 17

3.1.2. Description of CONTROL Register
Table 33: CONTROL as a Write Register
Name Subaddress Bit[15] (MSB) Bits[14:0]
CONTROL 00hex 1 : RESET 0

0 : normal
Table 34: CONTROL as a Read Register
Name Subaddress %LW>@06% Bit>@ BitV>@
CONTROL 00hex RESET status after last reading of Internal hardware status: not of interest
CONTROL: 0 : no error occured
1 : internal error occured
0 : no reset occured
1 : reset occured
Reading of CONTROL will reset the bits[15,14] of CONTROL. After Power-on, bit[15] of CONTROL will be set; it must be
read once to be reset.
3.1.3. Protocol Description
Write to DSP or Demodulator
S write Wait ACK sub-addr ACK addr-byte ACK addr-byte ACK data-byte ACK data-byte ACK P
device high low high low
address
Read from DSP or Demodulator
S write Wait ACK sub-addr ACK addr-byte ACK addr-byte ACK S read Wait ACK data-byte- ACK data-byte NAK P
device high low device high low
address address
Write to Control Register
S write Wait ACK sub-addr ACK data-byte ACK data-byte ACK P

device high low
address
Read from Control Register
S write Wait ACK 00hex ACK S read Wait ACK data-byte- ACK data-byte NAK P
device device high low
address address
Note: S = I2C-Bus Start Condition from master

P= I2C-Bus Stop Condition from master
ACK = Acknowledge-Bit: LOW on I2C_DA from slave (= MSP, light gray) or master (= controller, dark gray)
NAK = Not Acknowledge-Bit: HIGH on I2C_DA from master (dark gray) to indicate End of Read
or from MSP indicating internal error state
Wait = I2C-Clock line is held low, while the MSP is processing the I2C command.
This waiting time is max. 1 ms
18 May 27, 2003; 6251-476-1DS Micronas

1
I2C_DA
0
S P
I2C_CL
Fig. 31: I2C bus protocol (MSB first; data must be stable while clock is high)
3.1.4. Proposals for General MSP 34x0G 3.2. Start-Up Sequence:

I2C Telegrams Power-Up and I2C-Controlling
3.1.4.1. Symbols After POWER-ON or RESET (see Fig. 424), the IC is

in an inactive state. All registers are in the Reset posi-
daw write device address (80hex, 84hex or 88hex) tion (see Table 35 and Table 36), the analog out-
dar read device address (81hex, 85hex or 89hex) puts are muted. The controller has to initialize all regis-
< Start Condition ters for which a non-default setting is necessary.
> Stop Condition
aa Address Byte
dd Data Byte 3.3. MSP 34x0G Programming Interface
3.3.1. User Registers Overview

3.1.4.2. Write Telegrams
The MSP 34x0G is controlled by means of user regis-
<daw 00 d0 00> write to CONTROL register ters. The complete list of all user registers are given in
<daw 10 aa aa dd dd> write data into demodulator Table 35 and Table 36. The registers are partitioned
<daw 12 aa aa dd dd> write data into DSP into the Demodulator section (Subaddress 10hex for
writing, 11hex for reading) and the Baseband Process-
ing sections (Subaddress 12hex for writing, 13hex for
3.1.4.3. Read Telegrams reading).
<daw 00 <dar dd dd> read data from Write and read registers are 16 bit wide, whereby the
CONTROL register MSB is denoted bit[15]. Transmissions via I2C bus
<daw 11 aa aa <dar dd dd> read data from demodulator have to take place in 16-bit words (two byte transfers, with
<daw 13 aa aa <dar dd dd> read data from DSP the most significant byte transferred first). All write regis-
ters, except the demodulator write registers are readable.
3.1.4.4. Examples Unused parts of the 16-bit write registers must be zero.
Addresses not given in this table must not be
<80 00 80 00> RESET MSP statically accessed.
<80 00 00 00> Clear RESET
<80 10 00 30 00 01> Automatic Sound Select = ON For reasons of software compatibility to the
<80 10 00 20 00 03> Set demodulator to stand. 03hex MSP 34xxD, a Manual/Compatibility Mode is available.
<80 11 02 00 <81 dd dd> Read STATUS More read and write registers together with a detailed
<80 12 00 08 01 20> Set loudspeaker channel description can be found in Appendix B: Manual/Com-
source to Stereo or A/B and patibility Mode on page 87.
Matrix to Stereo
(transparent mode)
More examples of typical application protocols are

listed in Section 3.4. Programming Tips on page 43.
Micronas May 27, 2003; 6251-476-1DS 19

Table 35: List of MSP 34x0G Write Registers
Write Register Address Bits Description and Adjustable Range Reset See
(hex) Page
I2C Subaddress = 10hex ; Registers are not readable
STANDARD SELECT 00 20 [15:0] Initial Programming of the Demodulator 00 00 24
MODUS 00 30 [15:0] Demodulator, Automatic and I2S options 00 00 26
I2S CONFIGURATION 00 40 [15:0] Configuration of I2S options 00 00 27

2 2
I C Subaddress = 12hex ; Registers are all readable by using I C Subaddress = 13hex
Volume loudspeaker channel 00 00 [15:8] [+12 dB ... 114 dB, MUTE] MUTE 32
Volume / Mode loudspeaker channel [7:0] 1/8 dB Steps, 00hex

Reduce Volume / Tone Control / Compromise/
Dynamic
Balance loudspeaker channel [L/R] 00 01 [15:8] [0...100 / 100% and 100 / 0...100%] 100%/100% 33
[127...0 / 0 dB and 0 / 128...0 dB]
Balance mode loudspeaker [7:0] [Linear / logarithmic mode] linear mode
Bass loudspeaker channel 00 02 [15:8] [+20 dB ... 12 dB] 0 dB 34
Treble loudspeaker channel 00 03 [15:8] [+15 dB ... 12 dB] 0 dB 35
Loudness loudspeaker channel 00 04 [15:8] [0 dB ... +17 dB] 0 dB 36
Loudness filter characteristic [7:0] [NORMAL, SUPER_BASS] NORMAL
Spatial effect strength loudspeaker ch. 00 05 [15:8] [100%...OFF...+100%] OFF 37
Spatial effect mode/customize [7:0] [SBE, SBE+PSE] SBE+PSE
Volume headphone channel 00 06 [15:8] [+12 dB ... 114 dB, MUTE] MUTE 32
Volume / Mode headphone channel [7:0] 1/8 dB Steps, 00hex

Reduce Volume / Tone Control / Compromise/
Dynamic
Volume SCART1 output channel 00 07 [15:8] [+12 dB ... 114 dB, MUTE] MUTE 40
Loudspeaker source select 00 08 [15:8] [FM/AM, NICAM, SCART, I2S1, I2S2] FM/AM 31
Loudspeaker channel matrix [7:0] [SOUNDA, SOUNDB, STEREO, MONO...] SOUNDA 31
Headphone source select 00 09 [15:8] [FM/AM, NICAM, SCART, I2S1, I2S2] FM/AM 31
Headphone channel matrix [7:0] [SOUNDA, SOUNDB, STEREO, MONO...] SOUNDA 31

2 2
SCART1 source select 00 0A [15:8] [FM/AM, NICAM, SCART, I S1, I S2] FM/AM 31
SCART1 channel matrix [7:0] [SOUNDA, SOUNDB, STEREO, MONO...] SOUNDA 31
I2S source select 00 0B [15:8] [FM/AM, NICAM, SCART, I2S1, I2S2] FM/AM 31
2
I S channel matrix [7:0] [SOUNDA, SOUNDB, STEREO, MONO...] SOUNDA 31
Quasi-peak detector source select 00 0C [15:8] [FM/AM, NICAM, SCART, I2S1, I2S2] FM/AM 31
Quasi-peak detector matrix [7:0] [SOUNDA, SOUNDB, STEREO, MONO...] SOUNDA 31
Prescale SCART input 00 0D [15:8] [00hex ... 7Fhex] 00hex 30
Prescale FM/AM 00 0E [15:8] [00hex ... 7Fhex] 00hex 29
FM matrix [7:0] [NO_MAT, GSTEREO, KSTEREO] NO_MAT 30
Prescale NICAM 00 10 [15:8] [00hex ... 7Fhex] (MSP 3410G, MSP 3450G only) 00hex 30
Prescale I2S2 00 12 [15:8] [00hex ... 7Fhex] 10hex 30
ACB : SCART Switches a. D_CTR_I/O 00 13 [15:0] Bits [15..0] 00hex 41
Beeper 00 14 [15:0] [00hex ... 7Fhex]/[00hex ... 7Fhex] 00/00hex 41
20 May 27, 2003; 6251-476-1DS Micronas

Table 35: List of MSP 34x0G Write Registers, continued
Write Register Address Bits Description and Adjustable Range Reset See
(hex) Page
Prescale I2S1 00 16 [15:8] [00hex ... 7Fhex] 10hex 30
Tone control mode 00 20 [15:8] [Bass/Treble, Equalizer] Bass/Treble 34
Equalizer loudspeaker ch. band 1 00 21 [15:8] [+12 dB ... 12 dB] 0 dB 35
Automatic Volume Correction 00 29 [15:12] [off, on] off 33
[11:8] [decay time] 00hex
Subwoofer level adjust 00 2C [15:8] [+12 dB ... 30 dB, mute] 0 dB 38
Subwoofer corner frequency 00 2D [15:8] [50 Hz ... 400 Hz] 00hex 38
Subwoofer characteristics [7:4] [sharp, medium, soft, very soft] sharp 38
Subwoofer complementary high-pass [3:0] [off, on, Micronas BASS to Main] off 38
Balance headphone channel [L/R] 00 30 [15:8] [0...100 / 100% and 100 / 0...100%] 100 %/100 % 33
[127...0 / 0 dB and 0 / 128...0 dB]]
Balance mode headphone [7:0] [Linear mode / logarithmic mode] linear mode
Bass headphone channel 00 31 [15:8] [+20 dB ... 12 dB] 0 dB 34
Treble headphone channel 00 32 [15:8] [+15 dB ... 12 dB] 0 dB 35
Loudness headphone channel 00 33 [15:8] [0 dB ... +17 dB] 0 dB 36
Loudness filter characteristic [7:0] [NORMAL, SUPER_BASS] NORMAL
Volume SCART2 output channel 00 40 [15:8] [+12 dB ... 114 dB, MUTE] 00hex 40
SCART2 source select 00 41 [15:8] [FM, NICAM, SCART, I2S1, I2S2] FM 31
SCART2 channel matrix [7:0] [SOUNDA, SOUNDB, STEREO, MONO...] SOUNDA 31
Micronas BASS Effect Strength 00 68 [15:8] [0 dB ... 127 dB, off] off 38
Micronas BASS Amplitude Limit 00 69 [15:8] [0 dBFS... 32 dBFS] 0 dBFS 39
Micronas BASS Harmonic Content 00 6A [15:8] [0% ... 100%] 0% 39
Micronas BASS Low Pass Corner 00 6B [15:8] [50 Hz ... 300 Hz] 0 Hz 39
Frequency
Micronas BASS High Pass Corner 00 6C [15:8] [20 Hz ... 300 Hz] 0 Hz 39
Frequency
Micronas May 27, 2003; 6251-476-1DS 21

Table 36: List of MSP 34x0G Read Registers
Read Register Address Bits Description and Adjustable Range See

(hex) Page
I2C Subaddress = 11hex ; Registers are not writable
STANDARD RESULT 00 7E [15:0] Result of Automatic Standard Detection (see Table 38 on page 25) 28
STATUS 02 00 [15:0] Monitoring of internal settings e.g. Stereo, Mono, Mute etc. . 28
I2C Subaddress = 13hex ; Registers are not writable
Quasi peak readout left 00 19 [15:0] [00hex ... 7FFFhex]16 bit twos complement 42
Quasi peak readout right 00 1A [15:0] [00hex ... 7FFFhex]16 bit twos complement 42
MSP hardware version code 00 1E [15:8] [00hex ... FFhex] 42
MSP major revision code [7:0] [00hex ... FFhex] 42
MSP product code 00 1F [15:8] [00hex ... FFhex] 42
MSP ROM version code [7:0] [00hex ... FFhex] 42
22 May 27, 2003; 6251-476-1DS Micronas

3.3.2. Description of User Registers
Table 37: Standard Codes for STANDARD SELECT register
MSP Standard Code TV Sound Standard Sound Carrier MSP 34x0G Version
(Data in hex) Frequencies in MHz
Automatic Standard Detection
00 01 Start Automatic Standard Detection and all

sets detected standards
Standard Selection
00 02 M-Dual FM-Stereo 4.5/4.724212 3400, -10, -20, -40, -50
00 03 B/G -Dual FM-Stereo1) 5.5/5.7421875 3400, -10, -50
00 04 D/K1-Dual FM-Stereo2) 6.5/6.2578125
00 05 D/K2-Dual FM-Stereo2) 6.5/6.7421875

3)
00 06 D/K -FM-Mono with HDEV3 , not detectable by Automatic 6.5
Standard Detection,
HDEV33) SAT-Mono (i.e. Eutelsat, s. Table 618)
00 07 D/K3-Dual FM-Stereo 6.5/5.7421875

1)
00 08 B/G -NICAM-FM 5.5/5.85 3410, -50
00 09 L -NICAM-AM 6.5/5.85
00 0A I -NICAM-FM 6.0/6.552
00 0B D/K -NICAM-FM2) 6.5/5.85
00 0C D/K -NICAM-FM with HDEV24), not detectable by Automatic 6.5/5.85

Standard Detection, for China
00 0D D/K -NICAM-FM with HDEV33), not detectable by Automatic 6.5/5.85

Standard Detection, for China
00 20 BTSC-Stereo 4.5 3420, -40, -50
00 21 BTSC-Mono + SAP
00 30 M-EIA-J Japan Stereo 4.5
00 40 FM-Stereo Radio with 75 s Deemphasis 10.7
00 50 SAT-Mono (s. Table 618) 6.5 3400, -10, -50
00 51 SAT-Stereo (s. Table 618) 7.02/7.20
00 60 SAT ADR (Astra Digital Radio) 6.12

1) In case of Automatic Sound Select, the B/G-codes 3hex and 8hex are equivalent.
2) In case of Automatic Sound Select, the D/K-codes 4hex, 5hex, 7hex and Bhex are equivalent.
3) HDEV3: Max. FM deviation must not exceed 540 kHz
4)
HDEV2: Max. FM deviation must not exceed 360 kHz
Micronas May 27, 2003; 6251-476-1DS 23

3.3.2.1. STANDARD SELECT Register 3.3.2.2. Refresh of STANDARD SELECT Register
The TV sound standard of the MSP 34x0G demodula- A general refresh of the STANDARD SELECT register
tor is determined by the STANDARD SELECT register. is not allowed. However, the following method
There are two ways to use the STANDARD SELECT enables watching the MSP 34x0G alive status and
register: detection of accidental resets (only versions B6 and
later):
Setting up the demodulator for a TV sound standard
by sending the corresponding standard code with a After Power-on, bit[15] of CONTROL will be set; it
single I2C bus transmission. must be read once to enable the reset-detection
feature.
Starting the Automatic Standard Detection for ter-
restrial TV standards. This is the most comfortable Reading of the CONTROL register and checking
way to set up the demodulator. Within 0.5 s, the the reset indicator bit[15] .
detection and setup of the actual TV sound standard
If bit[15] is 0, any refresh of the STANDARD
is performed. The detected standard can be read
SELECT register is not allowed.
out of the STANDARD RESULT register by the con-
trol processor. This feature is recommended for the If bit[15] is 1, indicating a reset, a refresh of the
primary setup of a TV set. Outputs should be muted STANDARD SELECT register and all other MSPG
during Automatic Standard Detection. registers is required.
The Standard Codes are listed in Table 37.

3.3.2.3. STANDARD RESULT Register
Selecting a TV sound standard via the STANDARD
SELECT register initializes the demodulator. This If Automatic Standard Detection is selected in the
includes: AGC-settings and carrier mute, tuning fre- STANDARD SELECT register, status and result of the
quencies, FIR-filter settings, demodulation mode (FM, Automatic Standard Detection process can be read out
AM, NICAM), deemphasis and identification mode. of the STANDARD RESULT register. The possible
results are based on the mentioned Standard Code
TV stereo sound standards that are unavailable for a and are listed in Table 38.
specific MSP version are processed in analog mono
sound of the standard. In that case, stereo or bilingual In cases where no sound standard has been detected
processing will not be possible. (no standard present, too much noise, strong interfer-
ers, etc.) the STANDARD RESULT register contains
For a complete setup of the TV sound processing from 00 00hex. In that case, the controller has to start further
analog IF input to the source selection, the transmis- actions (for example set the standard according to a
sions as shown in Section 3.5. are necessary. preference list or by manual input).
For reasons of software compatibility to the As long as the STANDARD RESULT register contains
MSP 34xxD, a Manual/Compatibility mode is available. a value greater than 07 FFhex, the Automatic Standard
A detailed description of this mode can be found on Detection is still active. During this period, the MODUS
page 87. and STANDARD SELECT register must not be written.
The STATUS register will be updated when the Auto-
matic Standard Detection has finished.
If a present sound standard is unavailable for a spe-

cific MSP-version, it detects and switches to the ana-
log mono sound of this standard.
Example:
The MSPs 3420G and 3440G will detect a B/G-NICAM
signal as standard 3 and will switch to the analog FM-
Mono sound.
24 May 27, 2003; 6251-476-1DS Micronas

Table 38: Results of the Automatic Standard

Detection
Broadcasted Sound STANDARD RESULT Register

Standard Read 007Ehex
Automatic Standard 0000hex

Detection could not
find a sound standard
B/G-FM 0003hex
B/G-NICAM 0008hex
I 000Ahex
FM-Radio 0040hex
M-Korea 0002hex (if MODUS[14,13]=00)

M-Japan
M-BTSC 0020hex (if MODUS[14,13]=01)
0030hex (if MODUS[14,13]=10)
L-AM 0009hex (if MODUS[12]=0)

D/K1
D/K2 0004hex (if MODUS[12]=1)
D/K3
L-NICAM 0009hex (if MODUS[12]=0)

D/K-NICAM
000Bhex (if MODUS[12]=1)
Automatic Standard >07FFhex

Detection still active
Micronas May 27, 2003; 6251-476-1DS 25

3.3.2.4. Write Registers on I2C Subaddress 10hex
Table 39: Write registers on I2C subaddress 10hex
Register Function Name

Address
00 20hex STANDARD SELECTION Register STANDARD_SEL
Defines TV-Sound or FM-Radio Standard

bit[15:0] 00 01hex start Automatic Standard Detection
00 02hex MSP Standard Codes (see Table 37)
...
00 60hex
00 30hex MODUS Register MODUS
Preference in Automatic Standard Detection:

bit[15] 0 undefined, must be 0
bit[14:13] detected 4.5 MHz carrier is interpreted as:1)
0 standard M (Korea)
1 standard M (BTSC)
2 standard M (Japan)
3 chroma carrier (M/N standards are ignored)
bit[12] detected 6.5 MHz carrier is interpreted as:1)
0 standard L (SECAM)
1 standard D/K1, D/K2, D/K3, or D/K NICAM
General MSP 34x0G Options

bit[11:9] 0 undefined, must be 0
bit[8] 0/1 ANA_IN1+/ANA_IN2+; select analog sound IF input pin
bit[7] 0/1 active/tristate state of audio clock output pin
AUD_CL_OUT
bit[6] I2S word strobe alignment
0 WS changes at data word boundary
1 WS changes one clock cycle in advance
bit[5] 0/1 master/slave mode of I2S interface (must be set to 0
(= Master) in case of NICAM mode)
bit[4] 0/1 active/tristate state of I2S output pins
bit[3] state of digital output pins D_CTR_I/O_0 and _1
0 active: D_CTR_I/O_0 and _1 are output pins
(can be set by means of the ACB register.
see also: MODUS[1])
1 tristate: D_CTR_I/O_0 and _1 are input pins
(level can be read out of STATUS[4,3])
bit[2] 0 undefined, must be 0
bit[1] 0/1 disable/enable STATUS change indication by means of
the digital I/O pin D_CTR_I/O_1
Necessary condition: MODUS[3] = 0 (active)
bit[0] 0/1 off/on: Automatic Sound Select
1)
Valid at the next start of Automatic Standard Detection.
26 May 27, 2003; 6251-476-1DS Micronas

Table 39: Write registers on I2C subaddress 10hex, continued

Address
00 40hex I2S CONFIGURATION Register I2S_CONFIG

bit[15:1] 0 not used, must be set to 0
bit[0] I2S_CL frequency and I2S data sample length for
master mode
0 2 x 16 bit (1.024 MHz)
1 2 x 32 bit (2.048 MHz)
Micronas May 27, 2003; 6251-476-1DS 27

3.3.2.5. Read Registers on I2C Subaddress 11hex
Table 310: Read Registers on I2C Subaddress 11hex

Address
00 7Ehex STANDARD RESULT Register STANDARD_RES
Readback of the detected TV sound or FM-Radio Standard

bit[15:0] 00 00hex Automatic Standard Detection could not find
a sound standard
00 02hex MSP Standard Codes (see Table 38 on page 25)
...
00 40hex
>07 FFhex Automatic Standard Detection still active
02 00hex STATUS Register STATUS
Contains all user relevant internal information about the status of the MSP
bit[15:10] undefined
bit[8] 0/1 1 indicates bilingual sound mode or SAP present
(internally evaluated from received analog or digital
identification signals)
bit[7] 0/1 1 indicates independent mono sound (only for
NICAM)
bit[6] 0/1 mono/stereo indication
(internally evaluated from received analog or digital
identification signals)
bit[5,9] 00 analog sound standard (FM or AM) active
01 this pattern will not occur
10 digital sound (NICAM) available
11 bad reception condition of digital sound (NICAM) due
to:
a. high error rate
b. unimplemented sound code
c. data transmission only
bit[4] 0/1 low/high level of digital I/O pin D_CTR_I/O_1
bit[3] 0/1 low/high level of digital I/O pin D_CTR_I/O_0
bit[2] 0 detected secondary carrier (2nd A2 or SAP sub-carrier)
1 no secondary carrier detected
bit[1] 0 detected primary carrier (Mono or MPX carrier)
1 no primary carrier detected
bit[0] undefined
If STATUS change indication is activated by means of MODUS[1]: Each

change in the STATUS register sets the digital I/O pin D_CTR_I/O_1 to high
level. Reading the STATUS register resets D_CTR_I/O_1.
28 May 27, 2003; 6251-476-1DS Micronas

3.3.2.6. Write Registers on I2C Subaddress 12hex
Table 311: Write Registers on I2C Subaddress 12hex

Address
PREPROCESSING
00 0Ehex FM/AM Prescale PRE_FM

bit[15:8] 00hex Defines the input prescale gain for the demodulated
... FM or AM signal
7Fhex
00hex off (RESET condition)
For all FM modes except satellite FM and AM-mode, the combinations of pres-
cale value and FM deviation listed below lead to internal full scale with 1 kHz
test signal and 50 s emphasis.
FM mode
bit[15:8] 7Fhex 28 kHz FM deviation
48hex 50 kHz FM deviation
13hex 180 kHz FM deviation (limit)
FM high deviation mode (HDEV2, MSP Standard Code = Chex)

bit[15:8] 30hex 150 kHz FM deviation
14hex 360 kHz FM deviation (limit)
FM very high deviation mode (HDEV3, MSP Standard Code = 6 and Dhex)
bit[15:8] 20hex 450 kHz FM deviation
1Ahex 540 kHz FM deviation (limit)
Satellite FM with adaptive deemphasis

bit[15:8] 10hex recommendation
AM mode (MSP Standard Code = 9)

bit[15:8] 7Chex recommendation for SIF input levels from
0.1 Vpp to 0.8 Vpp
(Due to the AGC being switched on, the AM-output level

remains stable and independent of the actual SIF-level in
the mentioned input range)
Micronas May 27, 2003; 6251-476-1DS 29

Table 311: Write Registers on I2C Subaddress 12hex, continued

Address
(continued) FM Matrix Modes FM_MATRIX
00 0Ehex Defines the dematrix function for the demodulated FM signal

bit[7:0] 00hex no matrix (used for bilingual and unmatrixed stereo sound)
01hex German stereo (Standard B/G)
02hex Korean stereo (also used for BTSC, EIA-J and FM Radio)
03hex sound A mono (left and right channel contain the mono
sound of the FM/AM mono carrier)
04hex sound B mono
In case of Automatic Sound Select = on, the FM Matrix Mode is set automati-
cally. Writing to the FM/AM prescale register (00 0Ehex high part) is still allowed.
In order not to disturb the automatic process, the low part of any I2C transmis-
sion to this register is ignored. Therefore, any FM-Matrix readback values may
differ from data written previously.
In case of Automatic Sound Select = off, the FM Matrix Mode must be set as
shown in Table 617 of Appendix B.
To enable a Forced Mono Mode set A2 THRESHOLD as described in

Section 6.3.2.on page 91
00 10hex NICAM Prescale PRE_NICAM
Defines the input prescale value for the digital NICAM signal
bit[15:8] 00hex ... 7Fhex prescale gain
examples:
00hex off
20hex 0 dB gain
5Ahex 9 dB gain (recommendation)
7Fhex +12 dB gain (maximum gain)
00 16hex I2S1 Prescale PRE_I2S1

00 12hex I2S2 Prescale PRE_I2S2
Defines the input prescale value for digital I2S input signals
examples:
00hex off
10hex 0 dB gain (recommendation)
7Fhex +18 dB gain (maximum gain)
00 0Dhex SCART Input Prescale PRE_SCART
Defines the input prescale value for the analog SCART input signal
examples:
00hex off
19hex 0 dB gain (2 VRMS input leads to digital full scale)
7Fhex +14 dB gain (400 mVRMS input leads to digital full scale)
30 May 27, 2003; 6251-476-1DS Micronas


Address
SOURCE SELECT AND OUTPUT CHANNEL MATRIX
Source for:
00 08hex Loudspeaker Output SRC_MAIN
00 09hex Headphone Output SRC_AUX
00 0Ahex SCART1 DA Output SRC_SCART1
00 41hex SCART2 DA Output SRC_SCART2
00 0Bhex I2S Output SRC_I2S
00 0Chex Quasi-Peak Detector SRC_QPEAK
bit[15:8] 00hex FM/AM: demodulated FM or AM mono signal

01hex Stereo or A/B: demodulator Stereo or A/B signal
(in manual mode, this source is identical to the NICAM
source in the MSP 3410D)
03hex Stereo or A: demodulator Stereo Sound or
Language A (only defined for Automatic Sound Select)
04hex Stereo or B: demodulator Stereo Sound or
Language B (only defined for Automatic Sound Select)
02hex SCART input
05hex I2S1 input
06hex I2S2 input
For demodulator sources, see Table 22.
Matrix Mode for:

00 08hex Loudspeaker Output MAT_MAIN
00 09hex Headphone Output MAT_AUX
00 0Ahex SCART1 DA Output MAT_SCART1
00 41hex SCART2 DA Output MAT_SCART2
00 0Bhex I2S Output MAT_I2S
00 0Chex Quasi-Peak Detector MAT_QPEAK
bit[7:0] 00hex Sound A Mono (or Left Mono)

10hex Sound B Mono (or Right Mono)
20hex Stereo (transparent mode)
30hex Mono (sum of left and right inputs divided by 2)
special modes are available (see Section 6.5.1. on page 99)
In Automatic Sound Select mode, the demodulator source channels are set
according to Table 22. Therefore, the matrix modes of the corresponding out-
put channels should be set to Stereo (transparent).
Micronas May 27, 2003; 6251-476-1DS 31


Address
LOUDSPEAKER AND HEADPHONE PROCESSING
00 00hex Volume Loudspeaker VOL_MAIN

00 06hex Volume Headphone VOL_AUX
bit[15:8] volume table with 1 dB step size
7Fhex +12 dB (maximum volume)
7Ehex +11 dB
...
74hex +1 dB
73hex 0 dB
72hex 1 dB
...
02hex 113 dB
01hex 114 dB
00hex Mute (reset condition)
FFhex Fast Mute (needs about 75 ms until the signal is
completely ramped down)
bit[7:5] higher resolution volume table
0 +0 dB
1 +0.125 dB increase in addition to the volume table
...
bit[4] 0 must be set to 0
bit[3:0] clipping mode
0 reduce volume
1 reduce tone control
2 compromise
3 dynamic
With large scale input signals, positive volume settings may lead to signal clip-
ping.
The MSP 34x0G loudspeaker and headphone volume function is divided into a
digital and an analog section. With Fast Mute, volume is reduced to mute posi-
tion by digital volume only. Analog volume is not changed. This reduces any
audible DC plops. To turn volume on again, the volume step that has been used
before Fast Mute was activated must be transmitted.
If the clipping mode is set to reduce volume, the following rule is used: To
prevent severe clipping effects with bass, treble, or equalizer boosts, the inter-
nal volume is automatically limited to a level where, in combination with either
bass, treble, or equalizer setting, the amplification does not exceed 12 dB.
If the clipping mode is reduce tone control, the bass or treble value is
reduced if amplification exceeds 12 dB. If the equalizer is switched on, the gain
of those bands is reduced, where amplification together with volume exceeds
12 dB.
If the clipping mode is compromise, the bass or treble value and volume are
reduced half and half if amplification exceeds 12 dB. If the equalizer is switched
on, the gain of those bands is reduced half and half, where amplification
together with volume exceeds 12 dB.
If the clipping mode is dynamic, volume is reduced automatically if the signal
amplitudes would exceed 2 dBFS within the IC. For operation of Micronas
BASS, dynamic mode must be switched on.
32 May 27, 2003; 6251-476-1DS Micronas


Address
00 29hex Automatic Volume Correction (AVC) Loudspeaker Channel AVC

bit[15:12] 00hex AVC off (and reset internal variables)
08hex AVC on
bit[11:8] 08hex 8 sec decay time
04hex 4 sec decay time
02hex 2 sec decay time
01hex 20 ms decay time (should be used for approx. 100 ms
after channel change)
Note: AVC should not be used in any Dolby Prologic mode (with DPL 35xx),
except in PANORAMA or 3D-PANORAMA mode, when only the loudspeaker
output is active.
00 01hex Balance Loudspeaker Channel BAL_MAIN

00 30hex Balance Headphone Channel BAL_AUX
bit[15:8] Linear Mode
7Fhex Left muted, Right 100%
7Ehex Left 0.8%, Right 100%
...
01hex Left 99.2%, Right 100%
00hex Left 100%, Right 100%
FFhex Left 100%, Right 99.2%
...
82hex Left 100%, Right 0.8%
81hex Left 100%, Right muted
bit[15:8] Logarithmic Mode
7Fhex Left 127 dB, Right 0 dB
7Ehex Left 126 dB, Right 0 dB
...
01hex Left 1 dB, Right 0 dB
FFhex Left 0 dB, Right 1 dB
...
bit[7:0] Balance Mode
00hex linear
01hex logarithmic
Positive balance settings reduce the left channel without affecting the right
channel; negative settings reduce the right channel leaving the left channel
unaffected.
Micronas May 27, 2003; 6251-476-1DS 33


Address
00 20hex Tone Control Mode Loudspeaker Channel TONE_MODE

bit[15:8] 00hex bass and treble is active
FFhex equalizer is active
Defines whether Bass/Treble or Equalizer is activated for the loudspeaker chan-

nel. Bass and Equalizer cannot work simultaneously. If Equalizer is used, Bass,
and Treble coefficients must be set to zero and vice versa.
00 02hex Bass Loudspeaker Channel BASS_MAIN

00 31hex Bass Headphone Channel BASS_AUX
bit[15:8] extended range
7Fhex +20 dB
78hex +18 dB
70hex +16 dB
68hex +14 dB
normal range
60hex +12 dB
58hex +11 dB
...
08hex +1 dB
00hex 0 dB
F8hex 1 dB
...
A8hex 11 dB
A0hex 12 dB
Higher resolution is possible: an LSB step in the normal range results in a gain
step of about 1/8 dB, in the extended range about 1/4 dB.
With positive bass settings, internal clipping may occur even with overall volume
less than 0 dB. This will lead to a clipped output signal. Therefore, it is not rec-
ommended to set bass to a value that, in conjunction with volume, would result
in an overall positive gain.
34 May 27, 2003; 6251-476-1DS Micronas


Address
00 03hex Treble Loudspeaker Channel TREB_MAIN

00 32hex Treble Headphone Channel TREB_AUX
bit[15:8] 78hex +15 dB
70hex +14 dB
...
08hex +1 dB
00hex 0 dB
F8hex 1 dB
...
A8hex 11 dB
A0hex 12 dB
Higher resolution is possible: an LSB step results in a gain step of about 1/8 dB.
With positive treble settings, internal clipping may occur even with overall vol-
ume less than 0 dB. This will lead to a clipped output signal. Therefore, it is not
recommended to set treble to a value that, in conjunction with volume, would
result in an overall positive gain.
00 21hex Equalizer Loudspeaker Channel Band 1 (below 120 Hz) EQUAL_BAND1

00 22hex Equalizer Loudspeaker Channel Band 2 (center: 500 Hz) EQUAL_BAND2
00 23hex Equalizer Loudspeaker Channel Band 3 (center: 1.5 kHz) EQUAL_BAND3
00 24hex Equalizer Loudspeaker Channel Band 4 (center: 5 kHz) EQUAL_BAND4
00 25hex Equalizer Loudspeaker Channel Band 5 (above: 10 kHz) EQUAL_BAND5
bit[15:8] 60hex +12 dB
58hex +11 dB
...
08hex +1 dB
00hex 0 dB
F8hex 1 dB
...
A8hex 11 dB
A0hex 12 dB
Higher resolution is possible: an LSB step results in a gain step of about 1/8 dB.
With positive equalizer settings, internal clipping may occur even with overall
volume less than 0 dB. This will lead to a clipped output signal. Therefore, it is
not recommended to set equalizer bands to a value that, in conjunction with vol-
ume, would result in an overall positive gain.
Micronas May 27, 2003; 6251-476-1DS 35


Address
00 04hex Loudness Loudspeaker Channel LOUD_MAIN

00 33hex Loudness Headphone Channel LOUD_AUX
bit[15:8] Loudness Gain
44hex +17 dB
40hex +16 dB
...
04hex +1 dB
03hex +0.75 dB
02hex +0.5 dB
01hex +0.25 dB
00hex 0 dB
bit[7:0] Loudness Mode
00hex normal (constant volume at 1 kHz)
04hex Super Bass (constant volume at 2 kHz)
Higher resolution of Loudness Gain is possible: An LSB step results in a gain

step of about 1/4 dB.
Loudness increases the volume of low- and high-frequency signals, while keep-
ing the amplitude of the reference frequency constant. The intended loudness
has to be set according to the actual volume setting. Because loudness intro-
duces gain, it is not recommended to set loudness to a value that, in conjunction
with volume, would result in an overall positive gain.
The corner frequency for bass amplification can be set to two different values. In
Super Bass mode, the corner frequency is shifted up. The point of constant vol-
ume is shifted from 1 kHz to 2 kHz.
36 May 27, 2003; 6251-476-1DS Micronas


Address
00 05hex Spatial Effects Loudspeaker Channel SPAT_MAIN

bit[15:8] Effect Strength
7Fhex Enlargement 100%
3Fhex Enlargement 50%
...
01hex Enlargement 0.78%
00hex Effect off
FFhex reduction 0.78%
...
C0hex reduction 50%
80hex reduction 100%
bit[7:4] Spatial Effect Mode
0hex Stereo Basewidth Enlargement (SBE) and
Pseudo Stereo Effect (PSE). (Mode A)
2hex Stereo Basewidth Enlargement (SBE) only. (Mode B)
bit[3:0] Spatial Effect High-Pass Gain
0hex max. high-pass gain
2hex 2/3 high-pass gain
4hex 1/3 high-pass gain
6hex min. high-pass gain
8hex automatic
There are several spatial effect modes available:
In mode A (low byte = 00hex), the spatial effect depends on the source mode. If
the incoming signal is mono, Pseudo Stereo Effect is active; for stereo signals,
Pseudo Stereo Effect and Stereo Basewidth Enlargement is effective. The
strength of the effect is controllable by the upper byte. A negative value reduces
the stereo image. A strong spatial effect is recommended for small TV sets
where loudspeaker spacing is rather close. For large screen TV sets, a more
moderate spatial effect is recommended.
In mode B, only Stereo Basewidth Enlargement is effective. For mono input sig-
nals, the Pseudo Stereo Effect has to be switched on.
It is worth mentioning, that all spatial effects affect amplitude and phase
response. With the lower 4 bits, the frequency response can be customized. A
value of 0hex yields a flat response for center signals (L = R), but a high-pass
function for L or R only signals. A value of 6hex has a flat response for L or R
only signals, but a low-pass function for center signals. By using 8hex, the fre-
quency response is automatically adapted to the sound material by choosing an
optimal high-pass gain.
Micronas May 27, 2003; 6251-476-1DS 37


Address
SUBWOOFER OUTPUT CHANNEL
00 2Chex Subwoofer Level Adjustment SUBW_LEVEL

bit[15:8] 0Chex +12 dB
...
01hex +1 dB
00hex 0 dB (default)
FFhex 1 dB
...
E3hex 29 dB
E2hex 30 dB
...
80hex Mute
bit[7:0] 00hex must be zero
If Micronas BASS is added onto the main channel, this register should be set to
00hex
00 2Dhex Subwoofer Corner Frequency SUBW_FREQ

bit[15:8] 5...40dec corner frequency in 10 Hz steps
(range: 50...400 Hz)
If Micronas BASS is active, SUBW_FREQ must be set to a value higher than

the MB Lowpass Frequency (MB_LP). Choosing the corner frequency of the
subwoofer closer to MB_LP results in a narrower MB frequency range. Recom-
mended value: 1.5MB_LP
Subwoofer Characteristics SUBW_CHAR

bit[7:4] 0hex sharp edge Subwoofer characteristics (default)
1hex medium edge Subwoofer characteristics
2hex soft edge Subwoofer characteristics
3hex very soft edge Subwoofer characteristics
An adjustable subwoofer filter characterisitic with four different filter sets can be
selected. Due to the complementary filter design, the output of high- and low-
pass filter add up to 0db at the crossover region for all filter sets.
Subwoofer Complementary High-Pass Filter SUBW_HP

bit[3:0] 0hex loudspeaker channel unfiltered
1hex a complementary high-pass is processed in the loud-
speaker output channel
2hex Micronas BASS added onto main channel
MICRONAS BASS (MB) CONTROL REGISTERS
00 68hex Micronas BASS Effect Strength MB_STR

bit[15:8] 00hex Micronas BASS OFF (default)
7Fhex maximum Micronas BASS
The Micronas BASS effect strength can be adjusted in 1dB steps. A value of
44hex will yield a medium Micronas BASS effect.
38 May 27, 2003; 6251-476-1DS Micronas


Address
00 69hex Micronas BASS Amplitude Limit MB_LIM

bit[15:8] 00hex 0 dBFS (default limitation)
FFhex 1 dBFS
...
E0hex 32 dBFS
The Micronas BASS Amplitude Limit defines the maximum allowed amplitude at
the output of the MB relative to 0 dbFS. If the amplitude exceeds MB_LIM, the
gain of the MB is automatically reduced. Note that the Volume Clipping Mode
must be set to dynamic (see page 32).
00 6Ahex Micronas BASS Harmonic Content MB_HMC

bit[15:8] 00hex no harmonics are added (default)
3Fhex 50% fundamentals + 50% harmonics
7Fhex 100% harmonics
MB creates harmonics of the frequencies below the MB highpass frequency

(MB_HP). The variable MB_HMC describes the ratio of the harmonics towards
the original signal.
00 6Bhex Micronas BASS Low Pass Corner Frequency MB_LP

bit[15:8] 5dec 50 Hz
6dec 60 Hz
...
30dec 300 Hz
bit[7:0] 00dec must be zero
The MB lowpass corner frequency (range 50...300 Hz) defines the upper corner
frequency of the MB bandpass filter. Recommended values are the same as for
the MB highpass corner frequency (MB_HP).
00 6Chex Micronas BASS High Pass Corner Frequency MB_HP

bit[15:8] 3dec 30 Hz
4dec 40 Hz
...
30dec 300 Hz
The MB highpass corner frequency defines the lower corner frequency of the
MB bandpass filter. The highpass filter avoids loading the loudspeakers with low
frequency components that are below the speakers cut off frequency. Recom-
mended values for subwoofer systems are around 5dec (=50 Hz), for regular TV
sets around 10dec (=100 Hz).
Micronas May 27, 2003; 6251-476-1DS 39


Address
SCART OUTPUT CHANNEL
00 07hex Volume SCART1 Output Channel VOL_SCART1

00 40hex Volume SCART2 Output Channel VOL_SCART2
bit[15:8] volume table with 1 dB step size
7Fhex +12 dB (maximum volume)
7Ehex +11 dB
...
74hex +1 dB
73hex 0 dB
72hex 1 dB
...
02hex 113 dB
01hex 114 dB
00hex Mute (reset condition)
bit[7:5] higher resolution volume table
0 +0 dB
...
bit[4:0] 01hex this must be 01hex
40 May 27, 2003; 6251-476-1DS Micronas


Address
SCART SWITCHES AND DIGITAL I/O PINS
00 13hex ACB Register ACB_REG
Defines the level of the digital output pins and the position of the SCART
switches
bit[15] 0/1 low/high of digital output pin D_CTR_I/O_1
(MODUS[3]=0)
bit[14] 0/1 low/high of digital output pin D_CTR_I/O_0
(MODUS[3]=0)
bit[13:5] SCART DSP Input Select
xxxx00xx0 SCART1 to DSP input (RESET position)
xxxx01xx0 MONO to DSP input (set Sound A Mono in the channel
matrix mode for the corresponding output channels)
xxxx10xx0 SCART2 to DSP input
xxxx11xx1 mute DSP input
bit[13:5] SCART1 Output Select
xx00xxx0x SCART3 input to SCART1 output (RESET position)
xx01xxx0x SCART2 input to SCART1 output
xx10xxx0x MONO input to SCART1 output
xx11xxx0x SCART1 DA to SCART1 output
xx00xxx1x SCART2 DA to SCART1 output
xx11xxx1x mute SCART1 output
bit[13:5] SCART2 Output Select
00xxxx0xxSCART1 DA to SCART2 output (RESET position)
01xxxx0xxSCART1 input to SCART2 output
10xxxx0xxMONO input to SCART2 output
00xxxx1xxSCART2 DA to SCART2 output
11xxxx0xxmute SCART2 output
bit[4:0] must be zero
The RESET position becomes active at the time of the first write transmission
on the control bus to the audio processing part. By writing to the ACB register
first, the RESET state can be redefined.
BEEPER
00 14hex Beeper Volume and Frequency BEEPER

bit[15:8] Beeper Volume
00hex off
7Fhex maximum volume
bit[7:0] Beeper Frequency
01hex 16 Hz (lowest)
40hex 1 kHz
FFhex 4 kHz
Micronas May 27, 2003; 6251-476-1DS 41

3.3.2.7. Read Registers on I2C Subaddress 13hex
Table 312: Read Registers on I2C Subaddress 13hex

Address
QUASI-PEAK DETECTOR READOUT
00 19hex Quasi-Peak Detector Readout Left QPEAK_L

00 1Ahex Quasi-Peak Detector Readout Right QPEAK_R
bit[15:0] 0hex... 7FFFhex
Values are 16 bit twos complement (only positive). A value of 4000hex corre-
sponds to internal full scale.
MSP 34x0G VERSION READOUT Registers
00 1Ehex MSP Hardware Version Code MSP_HARD

bit[15:8] 03hex MSP 34x0G - C12
A change in the hardware version code defines hardware optimizations that

may have influence on the chips behavior. The readout of this register is iden-
tical to the hardware version code in the chips imprint.
MSP Major Revision Code MSP_REVISION

bit[7:0] 07hex MSP 34x1G - C12
The major revision code of the MSP 34x0G is 7.
00 1Fhex MSP Product Code MSP_PRODUCT

bit[15:8] 00hex MSP 3400G - C12
0Ahex MSP 3410G - C12
14hex MSP 3420G - C12
28hex MSP 3440G - C12
32hex MSP 3450G - C12
3Chex MSP 3460G - C12
By means of the MSP-Product Code, the control processor is able to decide

which TV sound standards have to be considered.
MSP ROM Version Code MSP_ROM

bit[7:0] 4Chex MSP 34x0G - C12
A change in the ROM version code defines internal software optimizations,

that may have influence on the chips behavior, e.g. new features may have
been included. While a software change is intended to create no compatibility
problems, customers that want to use the new functions can identify new
MSP 34x0G versions according to this number.
To avoid compatibility problems with MSP 3410B and MSP 34x0D, an offset of
40hex is added to the ROM version code of the chips imprint.
42 May 27, 2003; 6251-476-1DS Micronas

3.4. Programming Tips 3.5. Examples of Minimum Initialization Codes
This section describes the preferred method for initial- Initialization of the MSP 34x0G according to these list-
izing the MSP 34x0G. The initialization is grouped into ings reproduces sound of the selected standard on the
four sections: loudspeaker output. All numbers are hexadecimal. The
examples have the following structure:
SCART Signal Path (analog signal path)
1. Perform an I2C controlled reset of the IC.
Demodulator
2. Write MODUS register
SCART and I2S Inputs
(with Automatic Sound Select).
Output Channels
3. Set Source Selection for loudspeaker channel
(with matrix set to STEREO).
See Fig. 21 on page 9 for a complete signal flow.
4. Set Prescale
(FM and/or NICAM and dummy FM matrix).
SCART Signal Path
5. Write STANDARD SELECT register.
1. Select analog input for the SCART baseband pro-
6. Set Volume loudspeaker channel to 0 dB.
cessing (SCART DSP Input Select) by means of the
ACB register.
2. Select the source for each analog SCART output 3.5.1. B/G-FM (A2 or NICAM)
(SCART Output Select) by means of the ACB regis- <80 00 80 00> // Softreset
ter. <80 00 00 00>
<80 10 00 30 20 03> // MODUS-Register: Automatic = on
<80 12 00 08 03 20> // Source Sel. = (St or A) & Ch. Matr. = St
Demodulator
<80 12 00 0E 24 03> // FM/AM-Prescale = 24hex,
FM-Matrix = MONO/SOUNDA
For a complete setup of the TV sound processing from
analog IF input to the source selection, the following <80 12 00 10 5A 00> // NICAM-Prescale = 5Ahex
steps must be performed: <80 10 00 20 00 03> // Standard Select: A2 B/G or NICAM B/G
or
1. Set MODUS register to the preferred mode and <80 10 00 20 00 08>
Sound IF input. <80 12 00 00 73 00> // Loudspeaker Volume 0 dB
2. Choose preferred prescale (FM and NICAM) values.

3. Write STANDARD SELECT register. 3.5.2. BTSC-Stereo
<80 00 80 00> // Softreset
4. If Automatic Sound Select is not active:
Choose FM matrix repeatedly according to the <80 00 00 00>
sound mode indicated in the STATUS register. <80 10 00 30 20 03> // MODUS-Register: Automatic = on
SCART and I2S Inputs FM-Matrix = Sound A Mono
<80 10 00 20 00 20> // Standard Select: BTSC-STEREO
1. Select preferred prescale for SCART.
<80 12 00 00 73 00> // Loudspeaker Volume 0 dB
2. Select preferred prescale for I2S inputs
(set to 0 dB after RESET).
3.5.3. BTSC-SAP with SAP at Loudspeaker Channel
<80 00 80 00> // Softreset
Output Channels <80 00 00 00>
1. Select the source channel and matrix for each out- <80 10 00 30 20 03> // MODUS-Register: Automatic = on
put channel. <80 12 00 08 04 20> // Source Sel. = (St or B) & Ch. Matr. = St
2. Set audio baseband processing. <80 12 00 0E 24 03> // FM/AM-Prescale = 24hex,

FM-Matrix = Sound A Mono
3. Select volume for each output channel. <80 10 00 20 00 21> // Standard Select: BTSC-SAP
Micronas May 27, 2003; 6251-476-1DS 43

3.5.4. FM-Stereo Radio

<80 00 80 00> // Softreset
<80 00 00 00>
<80 10 00 20 00 40> // Standard Select: FM-STEREO-RADIO
3.5.5. Automatic Standard Detection
A detailed software flow diagram is shown in Fig. 32

on page 45.
<80 00 80 00> // Softreset
<80 00 00 00>
<80 12 00 10 5A 00> // NICAM-Prescale = 5Ahex
<80 10 00 20 00 01> // Standard Select:
Automatic Standard Detection
// Wait till STANDARD RESULT contains a value 07FF
// IF STANDARD RESULT contains 0000
// do some error handling
// ELSE
3.5.6. Software Flow for Interrupt driven STATUS

Check
A detailed software flow diagram is shown in Fig. 32

on page 45.
If the D_CTR_I/O_1 pin of the MSP 34x0G is con-

nected to an interrupt input pin of the controller, the fol-
lowing interrupt handler can be applied to be automati-
cally called with each status change of the
MSP 34x0G. The interrupt handler may adjust the TV
display according to the new status information.
Interrupt Handler:
<80 11 02 00 <81 dd dd> // Read STATUS
// adjust TV display with given status information
// Return from Interrupt
44 May 27, 2003; 6251-476-1DS Micronas

:ULWH02'865HJLVWHU:
([DPSOH for the essential bits:
>@ $XWRPDWLF6RXQG6HOHFW RQ
[1] = 1 Enable interrupt if STATUS changes
[8] = 0 ANA_IN1+ is selected
Define Preference for Automatic Standard
Detection:
[12] = 0 If 6.5 MHz, set SECAM-L
[14:13] = 3 Ignore 4.5 MHz carrier
:ULWH6285&(6(/(&76HWWLQJV
([DPSOH
set loudspeaker Source Select to "Stereo or A"
set headphone Source Select to "Stereo or B"
set SCART_Out Source Select to "Stereo or A/B"
set Channel Matrix mode for all outputs to "Stereo"
Write FM/AM-Prescale
Write NICAM-Prescale
:ULWHLQWR
67$1'$5'6(/(&75HJLVWHU
(Start Automatic Standard Detection)
set previous standard or

Result = 0
set standard manually according yes
?
picture information
no
expecting MSPG-interrupt
,QFDVHRI063*
,QWHUUXSWWR&RQWUROOHU Read STATUS
Adjust TV-Display
If Bilingual, adjust Source Select setting if required
Fig. 32: Software flow diagram for a Minimum demodulator setup for a European Multistandard TV set applying the
Automatic Sound Select feature
Micronas May 27, 2003; 6251-476-1DS 45

4. Specifications
4.1. Outline Dimensions
Fig. 41:
PSDIP64-1: Plastic Shrink Dual In-line Package, 64 leads, 750 mil
Ordering code: PP
Weight approximately 8.77 g
46 May 27, 2003; 6251-476-1DS Micronas

Fig. 42:
Ordering code: PO1)
1)
Micronas delivers two types of PSDIP52 packages (-1, -2). The packages have slightly different outline dimen-
sions, but are considered identical. For logistics reasons, the customer cannot choose the package to be delivered.
Micronas May 27, 2003; 6251-476-1DS 47

Fig. 43:
Ordering code: PO1)
1)
Micronas delivers two types of PSDIP52 packages (-1, -2). The packages have slightly different outline dimen-
sions, but are considered identical. For logistics reasons, the customer cannot choose the package to be delivered.
48 May 27, 2003; 6251-476-1DS Micronas

Fig. 44:
PMQFP80-11: Plastic Metric Quad Flat Package, 80 leads, 14 20 2.7 mm3, high standoff
Ordering code: QA
Micronas May 27, 2003; 6251-476-1DS 49

Fig. 45:
PMQFP64-2: Plastic Metric Quad Flat Package, 64 leads, 10 10 2 mm3
Ordering code: QI
50 May 27, 2003; 6251-476-1DS Micronas

4.2. Pin Connections and Short Descriptions
NC = not connected; leave vacant

LV = if not used, leave vacant
OBL = obligatory; connect as described in circuit diagram
DVSS: if not used, connect to DVSS
AHVSS: connect to AHVSS
Pin No. Pin Name Type Connection Short Description

PMQFP PMQFP PSDIP PSDIP (if not used)
80-11 64-2 64-1 52-1/-2
1 64 8 NC LV Not connected
2 1 9 7 I2C_CL IN/OUT OBL I2C clock
3 2 10 8 I2C_DA IN/OUT OBL I2C data
4 3 11 9 I2S_CL IN/OUT LV I2S clock
5 4 12 10 I2S_WS IN/OUT LV I2S word strobe
6 5 13 11 I2S_DA_OUT OUT LV I2S data output
7 6 14 12 I2S_DA_IN1 IN LV I2S1 data input
8 7 15 13 ADR_DA OUT LV ADR data output
9 8 16 14 ADR_WS OUT LV ADR word strobe
10 9 17 15 ADR_CL OUT LV ADR clock
11 DVSUP OBL Digital power supply 5 V
12 DVSUP OBL Digital power supply 5 V
13 10 18 16 DVSUP OBL Digital power supply 5 V
14 DVSS OBL Digital ground
15 DVSS OBL Digital ground
16 11 19 17 DVSS OBL Digital ground
17 12 20 18 I2S_DA_IN2 IN LV I2S2-data input
18 13 21 19 NC LV Not connected
21 16 24 20 RESETQ IN OBL Power-on-reset
22 NC LV Not connected
24 17 25 21 DACA_R OUT LV Headphone out, right
25 18 26 22 DACA_L OUT LV Headphone out, left
26 19 27 23 VREF2 OBL Reference ground 2
27 20 28 24 DACM_R OUT LV Loudspeaker out, right
Micronas May 27, 2003; 6251-476-1DS 51


80-11 64-2 64-1 52-1/-2
28 21 29 25 DACM_L OUT LV Loudspeaker out, left
30 23 31 26 DACM_SUB OUT LV Subwoofer output
33 25 33 27 SC2_OUT_R OUT LV SCART output 2, right
34 26 34 28 SC2_OUT_L OUT LV SCART output 2, left
35 27 35 29 VREF1 OBL Reference ground 1
36 28 36 30 SC1_OUT_R OUT LV SCART output 1, right
37 29 37 31 SC1_OUT_L OUT LV SCART output 1, left
38 30 38 32 CAPL_A OBL Volume capacitor AUX
39 31 39 33 AHVSUP OBL Analog power supply 8 V
40 32 40 34 CAPL_M OBL Volume capacitor MAIN
43 AHVSS OBL Analog ground
44 33 41 35 AHVSS OBL Analog ground
45 34 42 36 AGNDC OBL Analog reference voltage
46 NC LV or AHVSS Not connected
47 35 43 SC4_IN_L IN LV SCART 4 input, left
48 36 44 SC4_IN_R IN LV SCART 4 input, right
49 37 45 ASG AHVSS Analog Shield Ground
50 38 46 37 SC3_IN_L IN LV SCART 3 input, left
51 39 47 38 SC3_IN_R IN LV SCART 3 input, right
58 46 54 43 VREFTOP OBL Reference voltage IF

A/D converter
52 May 27, 2003; 6251-476-1DS Micronas


80-11 64-2 64-1 52-1/-2
60 47 55 44 MONO_IN IN LV Mono input
61 AVSS OBL Analog ground
62 48 56 45 AVSS OBL Analog ground
65 AVSUP OBL Analog power supply 5 V
66 49 57 46 AVSUP OBL Analog power supply 5 V
67 50 58 47 ANA_IN1+ IN LV IF input 1
68 51 59 48 ANA_IN IN AVSS via IF common (can be left vacant,

56 pF / LV only if IF input 1 is also not in
use)
69 52 60 49 ANA_IN2+ IN AVSS via IF input 2 (can be left vacant, only

56 pF / LV if IF input 1 is also not in use)
70 53 61 50 TESTEN IN OBL Test pin
71 54 62 51 XTAL_IN IN OBL Crystal oscillator
72 55 63 52 XTAL_OUT OUT OBL Crystal oscillator
73 56 64 1 TP LV Test pin
74 57 1 2 AUD_CL_OUT OUT LV Audio clock output (18.432 MHz)
77 60 4 3 D_CTR_I/O_1 IN/OUT LV D_CTR_I/O_1
78 61 5 4 D_CTR_I/O_0 IN/OUT LV D_CTR_I/O_0
79 62 6 5 ADR_SEL IN OBL I2C Bus address select
80 63 7 6 STANDBYQ IN OBL Stand-by (low-active)
Micronas May 27, 2003; 6251-476-1DS 53

4.3. Pin Descriptions Pins 22, 23, NC Pins not connected.
Pin numbers refer to the PMQFP80-11 package. Pins 24, 25, DACA_R/L Headphone Outputs
(Fig. 420)
Pin 1, NC Pin not connected. Output of the headphone signal. A 1-nF capacitor to
AHVSS must be connected to these pins. The DC off-
Pin 2, I2C_CL I2C Clock Input/Output (Fig. 417) set on these pins depends on the selected headphone
Via this pin, the I2C-bus clock signal has to be sup- volume.
plied. The signal can be pulled down by the MSP in
case of wait conditions. Pin 26, VREF2 Reference Ground 2
Reference analog ground. This pin must be connected
Pin 3, I2C_DA I2C Data Input/Output (Fig. 417) separately to ground (AHVSS). VREF2 serves as a
Via this pin, the I2C-bus data is written to or read from clean ground and should be used as the reference for
the MSP. analog connections to the loudspeaker and head-
phone outputs.
Pin 4, I2S_CL I2S Clock Input/Output (Fig. 418)
Clock line for the I2S bus. In master mode, this line is Pins 27, 28, DACM_R/L Loudspeaker Outputs
driven by the MSP; in slave mode, an external I2S (Fig. 420)
clock has to be supplied. Output of the loudspeaker signal. A 1-nF capacitor to
AHVSS must be connected to these pins. The DC off-
Pin 5, I2S_WS I2S Word Strobe Input/Output set on these pins depends on the selected loud-
(Fig. 418) speaker volume.
Word strobe line for the I2S bus. In master mode, this
line is driven by the MSP; in slave mode, an external Pin 29, NC Pin not connected.
I2S word strobe has to be supplied.
Pin 30, DACM_SUB Subwoofer Output (Fig. 420)
Pin 6, I2S_DA_OUT I2S Data Output (Fig. 422) Output of the subwoofer signal. A 1-nF capacitor to
Output of digital serial sound data of the MSP on the AHVSS must be connected to this pin. Due to the low
I2S bus. frequency content of the subwoofer output, the value
of the capacitor may be increased for better suppres-
Pin 7, I2S_DA_IN1 I2S Data Input 1 (Fig. 414) sion of high-frequency noise. The DC offset on this pin
First input of digital serial sound data to the MSP via depends on the selected loudspeaker volume.
the I2S bus.
Pins 31, 32, NC Pin not connected.
Pin 8, ADR_DA ADR Bus Data Output (Fig. 422)
Output of digital serial data to the DRP 3510A via the Pins 33, 34, SC2_OUT_R/L SCART2 Outputs
ADR bus. (Fig. 421)
Output of the SCART2 signal. Connections to these
Pin 9, ADR_WS ADR Bus Word Strobe Output pins must use a 100- series resistor and are intended
(Fig. 422) to be AC-coupled.
Word strobe output for the ADR bus.
Pin 35, VREF1 Reference Ground 1
Pin 10, ADR_CL ADR Bus Clock Output (Fig. 422) Reference analog ground. This pin must be connected
Clock line for the ADR bus. separately to ground (AHVSS). VREF1 serves as a
clean ground and should be used as the reference for
Pins 11, 12, 13, DVSUP* Digital Supply Voltage analog connections to the SCART outputs.
Power supply for the digital circuitry of the MSP. Must
be connected to a +5 V or +3.3 V power supply. Pins 36, 37, SC1_OUT_R/L SCART1 Outputs
(Fig. 421)
Pins 14, 15, 16, DVSS* Digital Ground Output of the SCART1 signal. Connections to these
Ground connection for the digital circuitry of the MSP. pins must use a 100- series resistor and are intended
to be AC-coupled.
Pin 17, I2S_DA_IN2 I2S Data Input 2 (Fig. 414)
Second input of digital serial sound data to the MSP
via the I2S bus.
Pins 18, 19, 20, NC Pins not connected.
Pin 21, RESETQ Reset Input (Fig. 410)

In the steady state, high level is required. A low level
resets the MSP 34x0G.
54 May 27, 2003; 6251-476-1DS Micronas

Pin 38, CAPL_A Volume Capacitor Headphone Pins 53, 54, SC2_IN_L/R SCART2 Inputs
(Fig. 423) (Fig. 413)
A 10-F capacitor to AHVSUP must be connected to The analog input signal for SCART2 is fed to this pin.
this pin. It serves as a smoothing filter for headphone Analog input connection must be AC-coupled.
volume changes in order to suppress audible plops.
The value of the capacitor can be lowered to 1-F if Pin 55, ASG Analog Shield Ground
faster response is required. The area encircled by the Analog ground (AHVSS) should be connected to this
trace lines should be minimized; keep traces as short pin to reduce cross-coupling between SCART inputs.
as possible. This input is sensitive for magnetic induc-
tion. Pins 56, 57, SC1_IN_L/R SCART1 Inputs
(Fig. 413)
Pin 39, AHVSUP* Analog Power Supply High Volt- The analog input signal for SCART1 is fed to this pin.
age Analog input connection must be AC-coupled.
Power is supplied via this pin for the analog circuitry of
the MSP (except IF input). This pin must be connected Pin 58, VREFTOP Reference Voltage IF A/D Con-
to the +8 V supply. verter (Fig. 415)
Via this pin, the reference voltage for the IF A/D con-
Pin 40, CAPL_M Volume Capacitor Loudspeaker verter is decoupled. It must be connected to AVSS
(Fig. 423) pins with a 10-F and a 100-nF capacitor in parallel.
A 10-F capacitor to AHVSUP must be connected to Traces must be kept short.
this pin. It serves as a smoothing filter for loudspeaker
volume changes in order to suppress audible plops. Pin 59, NC Pin not connected.
The value of the capacitor can be lowered to 1 F if
faster response is required. The area encircled by the Pin 60, MONO_IN Mono Input (Fig. 413)
trace lines should be minimized; keep traces as short The analog mono input signal is fed to this pin. Analog
as possible. This input is sensitive for magnetic induc- input connection must be AC-coupled.
tion.
Pins 61, 62, AVSS* Ground for Analog Power
Pins 41, 42, NC Pins not connected. Supply Voltage
Ground connection for the analog IF input circuitry of
Pins 43, 44, AHVSS* Ground for Analog Power the MSP.
Supply High Voltage
Ground connection for the analog circuitry of the MSP Pins 63, 64, NC Pins not connected.
(except IF input).
Pins 65, 66, AVSUP* Analog Power Supply Voltage
Pin 45, AGNDC Internal Analog Reference Voltage Power is supplied via this pin for the analog IF input
This pin serves as the internal ground connection for circuitry of the MSP. This pin must be connected to the
the analog circuitry (except IF input). It must be con- +5 V supply.
nected to the VREF pins with a 3.3-F and a 100-nF
capacitor in parallel. This pins shows a DC level of typ- Pin 67, ANA_IN1+ IF Input 1 (Fig. 415)
ically 3.73 V (with AHVSUP = 8 V). The analog sound IF signal is supplied to this pin.
Inputs must be AC-coupled. This pin is designed as
Pin 46, NC Pin not connected. symmetrical input: ANA_IN1+ is internally connected
to one input of a symmetrical op amp, ANA_IN- to the
Pins 47, 48, SC4_IN_L/R SCART4 Inputs other.
(Fig. 413)
The analog input signal for SCART4 is fed to this pin. Pin 68, ANA_IN IF Common (Fig. 415)
Analog input connection must be AC-coupled. This pins serves as a common reference for ANA_IN1/
2+ inputs.
Pin 49, ASG Analog Shield Ground
Analog ground (AHVSS) should be connected to this Pin 69, ANA_IN2+ IF Input 2 (Fig. 415)
pin to reduce cross-coupling between SCART inputs. The analog sound if signal is supplied to this pin.
Inputs must be AC-coupled. This pin is designed as
Pins 50, 51, SC3_IN_L/R SCART3 Inputs symmetrical input: ANA_IN2+ is internally connected
(Fig. 413) to one input of a symmetrical op amp, ANA_IN to the
The analog input signal for SCART3 is fed to this pin. other.
Analog input connection must be AC-coupled.
Pin 70, TESTEN Test Enable Pin (Fig. 411)
Pin 52, ASG Analog Shield Ground This pin enables factory test modes. For normal opera-
Analog ground (AHVSS) should be connected to this tion, it must be connected to ground.
pin to reduce cross-coupling between SCART inputs.
Micronas May 27, 2003; 6251-476-1DS 55

Pins 71, 72, XTAL_IN, XTAL_OUT Crystal Input and

Output Pins (Fig. 419)
These pins are connected to an 18.432 MHz crystal
oscillator which is digitally tuned by integrated shunt
capacitances. An external clock can be fed into
XTAL_IN. The audio clock output signal
AUD_CL_OUT is derived from the oscillator. External
capacitors at each crystal pin to ground (AVSS) are
required. It should be verified by layout, that no supply
current for the digital circuitry is flowing through the
ground connection point.
Pin 73, TP This pin enables factory test modes. For

normal operation, it must be left vacant.
Pin 74, AUD_CL_OUT Audio Clock Output

(Fig. 419)
This is the 18.432 MHz main clock output.
Pins 75, 76, NC Pins not connected.
Pins 77, 78, D_CTR_I/O_1/0 Digital Control Input/

Output Pins (Fig. 418)
General purpose input/output pins. Pin D_CTR_I/O_1
can be used as an interrupt request pin to the control-
ler.
Pin 79, ADR_SEL I2C Bus Address Select

(Fig. 416)
By means of this pin, one of three device addresses
for the MSP can be selected. The pin can be con-
nected to ground (I2C device addresses 80/81hex), to
+5 V supply (84/85hex), or left open (88/89hex).
Pin 80, STANDBYQ Stand-by

In normal operation, this pin must be high. If the
MSP 34x0G is switched off by first pulling STANDBYQ
low and then (after >1s delay) switching off DVSUP
and AVSUP, but keeping AHVSUP (Standby-mode),
the SCART switches maintain their position and func-
tion.
* Application Note:
All ground pins should be connected to one low-resis-
tive ground plane. All supply pins should be connected
separately with short and low-resistive lines to the
power supply. Decoupling capacitors from DVSUP to
DVSS, AVSUP to AVSS, and AHVSUP to AHVSS are
recommended as closely as possible to these pins.
Decoupling of DVSUP and DVSS is most important.
We recommend using more than one capacitor. By
choosing different values, the frequency range of
active decoupling can be extended. In our application
boards we use: 220 pF, 470 pF, 1.5 nF, and 10 F. The
capacitor with the lowest value should be placed near-
est to the DVSUP and DVSS pins.
The ASG pins should be connected as closely as pos-

sible to the MSP ground. If they are lead with the
SCART-inputs as shielding lines, they should not be
connected to ground at the SCART connector.
56 May 27, 2003; 6251-476-1DS Micronas

4.4. Pin Configurations
AUD_CL_OUT 1 64 TP TP 1 52 XTAL_OUT
NC 2 63 XTAL_OUT AUD_CL_OUT 2 51 XTAL_IN
NC 3 62 XTAL_IN D_CTR_I/O_1 3 50 TESTEN
D_CTR_I/O_1 4 61 TESTEN D_CTR_I/O_0 4 49 ANA_IN2+
D_CTR_I/O_0 5 60 ANA_IN2+ ADR_SEL 5 48 ANA_IN
ADR_SEL 6 59 ANA_IN STANDBYQ 6 47 ANA_IN1+
STANDBYQ 7 58 ANA_IN+ I2C_CL 7 46 AVSUP
NC 8 57 AVSUP I2C_DA 8 45 AVSS
I2C_CL 9 56 AVSS I2S_CL 9 44 MONO_IN
I2C_DA 10 55 MONO_IN I2S_WS 10 43 VREFTOP
MSP 34x0G
I2S_CL 11 54 VREFTOP I2S_DA_OUT 11 42 SC1_IN_R
I2S_WS 12 53 SC1_IN_R I2S_DA_IN1 12 41 SC1_IN_L
I2S_DA_OUT 13 52 SC1_IN_L ADR_DA 13 40 SC2_IN_R
MSP 34x0G
I2S_DA_IN1 14 51 ASG ADR_WS 14 39 SC2_IN_L

ADR_DA 15 50 SC2_IN_R ADR_CL 15 38 SC3_IN_R
ADR_WS 16 49 SC2_IN_L DVSUP 16 37 SC3_IN_L
ADR_CL 17 48 ASG DVSS 17 36 AGNDC
DVSUP 18 47 SC3_IN_R I2S_DA_IN2 18 35 AHVSS
DVSS 19 46 SC3_IN_L NC 19 34 CAPL_M
I2S_DA_IN2 20 45 ASG RESETQ 20 33 AHVSUP
NC 21 44 SC4_IN_R DACA_R 21 32 CAPL_A
NC 22 43 SC4_IN_L DACA_L 22 31 SC1_OUT_L
NC 23 42 AGNDC VREF2 23 30 SC1_OUT_R
RESETQ 24 41 AHVSS DACM_R 24 29 VREF1
DACA_R 25 40 CAPL_M DACM_L 25 28 SC2_OUT_L
DACA_L 26 39 AHVSUP DACM_SUB 26 27 SC2_OUT_R
VREF2 27 38 CAPL_A
DACM_R 28 37 SC1_OUT_L
Fig. 47: PSDIP52-1/-2 package
DACM_L 29 36 SC1_OUT_R
NC 30 35 VREF1
DACM_SUB 31 34 SC2_OUT_L
NC 32 33 SC2_OUT_R
Fig. 46: PSDIP64-1 package
Micronas May 27, 2003; 6251-476-1DS 57

SC2_IN_L ASG
SC2_IN_R SC3_IN_R
ASG SC3_IN_L
SC1_IN_L ASG
SC1_IN_R SC4_IN_R
VREFTOP SC4_IN_L
NC NC
MONO_IN AGNDC
AVSS AHVSS
AVSS AHVSS
NC NC
NC NC
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41
AVSUP 65 40 CAPL_M
AVSUP 66 39 AHVSUP
ANA_IN1+ 67 38 CAPL_A
ANA_IN 68 37 SC1_OUT_L
ANA_IN2+ 69 36 SC1_OUT_R
TESTEN 70 35 VREF1
XTAL_IN 71 34 SC2_OUT_L
XTAL_OUT 72 33 SC2_OUT_R
TP 73
MSP 34x0G 32 NC
AUD_CL_OUT 74 31 NC
NC 75 30 DACM_SUB
NC 76 29 NC
D_CTR_I/O_1 77 28 DACM_L
D_CTR_I/O_0 78 27 DACM_R
ADR_SEL 79 26 VREF2
STANDBYQ 80 25 DACA_L
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
NC DACA_R
I2C_CL NC
I2C_DA NC
I2S_CL RESETQ
I2S_WS NC
I2S_DA_OUT NC
I2S_DA_IN1 NC
ADR_DA I2S_DA_IN2
ADR_WS DVSS
ADR_CL DVSS
DVSUP DVSS
DVSUP DVSUP
Fig. 48: PMQFP80-11 package
58 May 27, 2003; 6251-476-1DS Micronas

SC2_IN_L ASG
SC2_IN_R SC3_IN_R
ASG SC3_IN_L
SC1_IN_L ASG
SC1_IN_R SC4_IN_R
VREFTOP SC4_IN_L
MONO_IN AGNDC
AVSS AHVSS
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
AVSUP 49 32 CAPL_M
ANA_IN1+ 50 31 AHVSUP
ANA_IN 51 30 CAPL_A
ANA_IN2+ 52 29 SC1_OUT_L
TESTEN 53 28 SC1_OUT_R
XTAL_IN 54 27 VREF1
XTAL_OUT 55 26 SC2_OUT_L
TP 56 25 SC2_OUT_R
AUD_CL_OUT 57
MSP 34x0G 24 NC
NC 58 23 DACM_SUB
NC 59 22 NC
D_CTR_I/OUT1 60 21 DACM_L
D_CTR_I/OUT0 61 20 DACM_R
ADR_SEL 62 19 VREF2
STANDBYQ 63 18 DACA_L
NC 64 17 DACA_R
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
I2C_CL RESETQ
I2C_DA NC
I2S_CL NC
I2S_WS NC
I2S_DA_OUT I2S_DA_IN2
I2S_DA_IN1 DVSS
ADR_DA DVSUP
ADR_WS ADR_CL
Fig. 49: PMQFP64-2 package
Micronas May 27, 2003; 6251-476-1DS 59

4.5. Pin Circuits
DVSUP
23 k
>300 k
DVSS
23 k
Fig. 410: Input Pin: RESETQ
GND
ADR_SEL
Fig. 416: Input Pin: ADR_SEL

AVSUP
200 k
N
Fig. 411: Input Pin TESTEN
GND
Fig. 417: Input/Output Pins: I2C_CL, I2C_DA
24 k
3.75 V
DVSUP
P
Fig. 412: Input Pin: MONO_IN
N
GND
40 k
3.75 V
Fig. 418: Input/Output Pins:
I2S_CL, I2S_WS, D_CTR_I/O_1, D_CTR_I/O_0
Fig. 413: Input Pins: SC4-1_IN_L/R
Fig. 414: Input Pins:

330 pF 500 k
I2S_DA_IN1, I2S_DA_IN2, STANDBYQ
N
2.5 V
ANA_IN1+
330 pF
ANA_IN2+
A
Fig. 419: Input/Output Pins:
D XTAL_IN, XTAL_OUT, AUD_CL_OUT
ANA_IN
VREFTOP
Fig. 415: Input Pins:

VREFTOP, ANA_IN1+, ANA_IN-, ANA_IN2+
60 May 27, 2003; 6251-476-1DS Micronas

AHVSUP
0...1.2 mA
3.3 k
Fig. 420: Output Pins:

DACA_R/L, DACM_R/L, DACM_SUB
26 pF
120 k
300
3.75 V

SC_2_OUT_R/L, SC_1_OUT_R/L
DVSUP
P
N
GND

I2S_DA_OUT, ADR_DA, ADR_WS, ADR_CL
0...2 V
Fig. 423: Capacitor Pins: CAPL_A, CAPL_M
125 k
3.75 V
Fig. 424: Pin: AGNDC
Micronas May 27, 2003; 6251-476-1DS 61

4.6. Electrical Characteristics
Abbreviations:
tbd = to be defined
vacant = not applicable
positive current values mean current flowing into the chip
4.6.1. Absolute Maximum Ratings
Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This
is a stress rating only. Functional operation of the device at these conditions is not implied. Exposure to absolut max-
imum rating conditions for extended periods will affect device reliability.
All voltages listed are referenced to ground (0 V, VSS ), except where noted.
All grounds must be externally connected low ohmic.
This device contains circuitry to protect the inputs and outputs against damage due to high static voltages or electric
fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than absolut
maximum-rated voltages to this high-impedance circuit.
Table 41: Absolute Maximum Ratings
Symbol Parameter Pin Name Limit Values Unit
Min. Max.
TA1) Ambient Operating Temperature 0 C

PSDIP64-1 70
PSDIP52-1/-2 70
PMQFP80-11 70
PMQFP64-2 65
TC Case Operating Temperature 0 C

PSDIP64-1 85
PSDIP52-1/-2 90
PMQFP80-11 95
PMQFP64-2 100
TS Storage Temperature 40 125 C
PMAX Maximum Power Dissipation

PSDIP64-1 1300 mW
PSDIP52-1/-2 1200 mW
PMQFP80-11 1000 mW
PMQFP64-2 930 mW
VSUP1 Supply Voltage 1 AHVSUP 0.3 9.0 V
VSUP2 Supply Voltage 2 DVSUP 0.3 6.0 V
VSUP3 Supply Voltage 3 AVSUP 0.3 6.0 V
VIdig Input Voltage, all Digital Inputs 0.3 VSUP2+0.3 V
IIdig Input Current, all Digital Pins 20 +20 mA

1)
Measured on standard board according to JESD 51 Standard with maximum power consumption allowed for
this package.
62 May 27, 2003; 6251-476-1DS Micronas

Table 41: Absolute Maximum Ratings, continued
Min. Max.
VIana Input Voltage, all Analog Inputs SCn_IN_s,1) 0.3 VSUP1+0.3 V

MONO_IN
IIana Input Current, all Analog Inputs SCn_IN_s,1) 5 +5 mA

MONO_IN
IOana Output Current, all SCART Outputs SCn_OUT_s1) 2) 2)
IOana Output Current, all Analog Outputs DACp_s1) 2) 2)

except SCART Outputs
ICana Output Current, other pins CAPL_p,1) 2) 2)

connected to capacitors AGNDC
1)
n means 1, 2, 3, or 4, s means L or R, p means M or A
2)
The analog outputs are short-circuit proof with respect to Supply Voltage 1 and ground.
Micronas May 27, 2003; 6251-476-1DS 63

4.6.2. Recommended Operating Conditions
Functional operation of the device beyond those indicated in the "Recommended Operating Conditions/Characteris-
tics" is not implied and will result in unpredictable behaviour of the device and may result in device destruction.
All voltages listed are referenced to ground (VSS = 0 V) except where noted.
All grounds must be externally connected low ohmic.
Do not insert the device into a live socket. Instead, apply power by switching on the external power supply. For
power-up/-down sequences, see the instructions in Section 4.6.3.3. of this document.
4.6.2.1. General Recommended Operating Conditions
Min. Typ. Max.
TA Ambient Operating Temperature 1)

C
PSDIP64-1 70
PSDIP52-1/-2 70
PMQFP80-11 70
PMQFP64-2 65
TC Case Operating Temperature C

PSDIP64-1 85
PSDIP52-1/-2 90
PMQFP80-11 95
PMQFP64-2 100
VSUP1 Supply Voltage 1 AHVSUP 7.6 8.0 8.7 V

(AHVSUP = 8 V)
Supply Voltage 1 4.75 5.0 5.25 V

(AHVSUP = 5 V)
VSUP2 Supply Voltage 2 DVSUP 4.75 5.0 5.25 V

(DVSUP = 5 V)
Supply Voltage 2 3.15 3.3 3.45 V

(DVSUP = 3.3 V)
VSUP3 Supply Voltage 3 AVSUP 4.75 5.0 5.25 V
tSTBYQ1 STANDBYQ Setup Time before STANDBYQ, 1 s

Turn-off of Second Supply Voltage DVSUP
1)
A power-optimized board layout is recommended. The Case Operating Temperatures mentioned in the Rec-
ommended Operating Conditions must not be exceeded at worst case conditions of the application.
64 May 27, 2003; 6251-476-1DS Micronas

4.6.2.2. Analog Input and Output Recommendations
Min. Typ. Max.
CAGNDC AGNDC-Filter-Capacitor AGNDC 20% 3.3 F
Ceramic Capacitor in Parallel 20% 100 nF
CinSC DC-Decoupling Capacitor in front of SCn_IN_s1) 20% 330 nF

SCART Inputs
VinSC SCART Input Level 2.0 VRMS
VinMONO Input Level, Mono Input MONO_IN 2.0 VRMS
RLSC SCART Load Resistance SCn_OUT_s1) 10 k
CLSC SCART Load Capacitance 6.0 nF
CVMA Main/AUX Volume Capacitor CAPL_p 10 F
CFMA Main/AUX Filter Capacitor DACp_s1) 10% 1 +10% nF

1)
n means 1, 2, 3, or 4, s means L or R, p means M or A
Micronas May 27, 2003; 6251-476-1DS 65

4.6.2.3. Recommendations for Analog Sound IF Input Signal
Min. Typ. Max.
CVREFTOP VREFTOP-Filter-Capacitor VREFTOP 20% 10 F
Ceramic Capacitor in Parallel 20% 100 nF
FIF_FMTV Analog Input Frequency Range ANA_IN1+, 0 9 MHz

for TV Applications ANA_IN2+,
ANA_IN
FIF_FMRADIO Analog Input Frequency for 10.7 MHz
FM-Radio Applications
VIF_FM Analog Input Range FM/NICAM 0.1 0.8 3 Vpp
VIF_AM Analog Input Range AM/NICAM 0.1 0.45 0.8 Vpp
RFMNI Ratio: NICAM Carrier/FM Carrier

(unmodulated carriers)
BG: 20 7 0 dB
I: 23 10 0 dB
RAMNI Ratio: NICAM Carrier/AM Carrier 25 11 0 dB

(unmodulated carriers)
RFM Ratio: FM-Main/FM-Sub Satellite 7 dB
RFM1/FM2 Ratio: FM1/FM2 7 dB

German FM-System
RFC Ratio: Main FM Carrier/ 15 dB

Color Carrier
RFV Ratio: Main FM Carrier/ 15 dB

Luma Components
PRIF Passband Ripple 2 dB
SUPHF Suppression of Spectrum 15 dB

above 9.0 MHz (not for FM Radio)
FMMAX Maximum FM-Deviation (approx.)

normal mode 180 kHz
HDEV2: high deviation mode 360 kHz
HDEV3: very high deviation mode 540 kHz
66 May 27, 2003; 6251-476-1DS Micronas

4.6.2.4. Crystal Recommendations
Symbol Parameter Pin Name Min. Typ. Max. Unit
General Crystal Recommendations
fP Crystal Parallel Resonance Fre- 18.432 MHz

quency at 12 pF Load Capacitance
RR Crystal Series Resistance 8 25
C0 Crystal Shunt (Parallel) Capacitance 6.2 7.0 pF
CL External Load Capacitance1) XTAL_IN, PSDIP approx. 1.5 pF

XTAL_OUT PMQFP approx. 3.3 pF
Crystal Recommendations for Master-Slave Applications (MSP-clock must perform synchronization to I2S clock)
fTOL Accuracy of Adjustment 20 +20 ppm
DTEM Frequency Variation 20 +20 ppm

versus Temperature
C1 Motional (Dynamic) Capacitance 19 24 fF
fCL Required Open Loop Clock AUD_CL_OUT 18.431 18.433 MHz

Frequency (Tamb = 25 C)
Crystal Recommendations for FM / NICAM Applications (No MSP-clock synchronization to I2S clock possible)

versus Temperature
C1 Motional (Dynamic) Capacitance 15 fF

Crystal Recommendations for all analog FM/AM Applications (No MSP-clock synchronization to I2S clock possible)

versus Temperature

Amplitude Recommendation for Operation with External Clock Input (Cload after reset typ. 22 pF)
VXCA External Clock Amplitude XTAL_IN 0.7 Vpp

1)
External capacitors at each crystal pin to ground are required. They are necessary to tune the open-loop fre-
quency of the internal PLL and to stabilize the frequency in closed-loop operation. Due to different layouts, the
accurate capacitor value should be determined with the customer PCB. The suggested values (1.5...3.3 pF) are
figures based on experience and should serve as start value.
To adjust the capacitor value, reset the MSP. After the reset, no I2C telegrams should be transmitted. Measure
the frequency at AUD_CL_OUT-pin. Change the capacitor value until the free running frequency matches
18.432 MHz as closely as possible. The higher the capacity, the lower the resulting clock frequency.
Note: To minimize adjustment tolerances for all MSP-generations, it is strongly recommended to use the so-
called MSP-XTAL-REF ICs (available in all packages) for the capacitor adjustment.
Micronas May 27, 2003; 6251-476-1DS 67

4.6.3. Characteristics
For Min./Max. values: at TA = 0 to 70 C, fCLOCK = 18.432 MHz

VSUP1 = 7.6 to 8.7 V (4.75 to 5.25 V if VSUP1 = 5 V)
VSUP2 = 4.75 to 5.25 V (3.15 to 3.45 V if VSUP2 = 3.3 V)
VSUP3 = 4.75 to 5.2 V
For typical values: at TA = 60 C, fCLOCK = 18.432 MHz

VSUP1 = 8 V (5 V if noted)
VSUP2 = 5 V (3.3 V if noted)
VSUP3 = 5 V
TJ = Junction Temperature
MAIN (M) = Loudspeaker Channel, AUX (A) = Headphone Channel
4.6.3.1. General Characteristics
Symbol Parameter Pin Name Limit Values Unit Test Conditions
Min. Typ. Max.
Supply
ISUP1A First Supply Current (active) AHVSUP 17 25 mA Vol. Main and Aux = 0 dB
(AHVSUP = 8 V) 11 16 mA Vol. Main and Aux = -30dB
First Supply Current (active) 11 17 mA Vol. Main and Aux = 0 dB

(AHVSUP = 5 V) 8 11 mA Vol. Main and Aux = -30 dB
ISUP2A Second Supply Current (active) DVSUP 55 70 mA

(DVSUP = 5 V)
Second Supply Current (active) 55 70 mA

(DVSUP = 3.3 V)
ISUP3A Third Supply Current (active) AVSUP 30 38 mA
ISUP1S First Supply Current AHVSUP 5.6 7.7 mA STANDBYQ = low

(AHVSUP = 8 V)
First Supply Current 3.7 5.1 mA

(AHVSUP = 5 V)
Clock
fCLOCK Clock Input Frequency XTAL_IN 18.432 MHz
DCLOCK Clock High to Low Ratio 45 55 %
tJITTER Clock Jitter (Verification not 50 ps

provided in Production Test)
VxtalDC DC-Voltage Oscillator 2.5 V
tStartup Oscillator Startup Time at XTAL_IN, 0.4 2 ms

VDD Slew-rate of 1 V/1 s XTAL_OUT
VACLKAC Audio Clock Output AC Voltage AUD_CL_OUT 1.2 1.8 Vpp load = 40 pF
VACLKDC Audio Clock Output DC Voltage 0.4 0.6 VSUP3 Imax = 0.2 mA
routHF_ACL HF Output Resistance 140
68 May 27, 2003; 6251-476-1DS Micronas

4.6.3.2. Digital Inputs, Digital Outputs
Min. Typ. Max.
Digital Input Levels
VDIGIL Digital Input Low Voltage STANDBYQ 0.2 VSUP2

D_CTR_I/O_0/1
VDIGIH Digital Input High Voltage 0.5 VSUP2
ZDIGI Input Impedance 5 pF
IDLEAK Digital Input Leakage Current 1 1 A 0 V < UINPUT< DVSUP

D_CTR_I/O_0/1: tri-state
VDIGIL Digital Input Low Voltage ADR_SEL 0.2 VSUP2
VDIGIH Digital Input High Voltage 0.8 VSUP2
IADRSEL Input Current Address Select Pin 500 220 A UADR_SEL= DVSS
220 500 A UADR_SEL= DVSUP
Digital Output Levels
VDCTROL Digital Output Low Voltage D_CTR_I/O_0 0.4 V IDDCTR = 1 mA

D_CTR_I/O_1
VDCTROH Digital Output High Voltage VSUP2 V IDDCTR = 1 mA
0.3
Micronas May 27, 2003; 6251-476-1DS 69

4.6.3.3. Reset Input and Power-Up
Min. Typ. Max.
RESETQ Input Levels
VRHL Reset High-Low Transition Voltage RESETQ 0.3 0.4 VSUP2
VRLH Reset Low-High Transition Voltage 0.45 VSUP2
ZRES Input Capacitance 5 pF
IRES Input High Current 20 A URESETQ = DVSUP
DVSUP
AVSUP
0.9DVSUP
t/ms
RESETQ Note: The reset should

not reach high level
Low-to-High before the oscillator has
Threshold started. This requires a
0.45DVSUP reset delay of >2 ms
0.3...0.4DVSUP High-to-Low
Threshold 0.45 x DVSUP means
2.25 Volt with
DVSUP = 5.0 V
t/ms
Reset Delay
>2 ms
Internal
Reset High
Low
t/ms
Fig. 425: Power-up sequence
70 May 27, 2003; 6251-476-1DS Micronas

4.6.3.4. I2C-Bus Characteristics
Min. Typ. Max.

2
VI2CIL I C-Bus Input Low Voltage I2C_CL, 0.3 VSUP2
I2C_DA
VI2CIH I2C-Bus Input High Voltage 0.6 VSUP2
tI2C1 I2C Start Condition Setup Time 120 ns
tI2C2 I2C Stop Condition Setup Time 120 ns
tI2C5 I2C-Data Setup Time 55 ns

before Rising Edge of Clock
tI2C6 I2C-Data Hold Time 55 ns

after Falling Edge of Clock
tI2C3 I2C-Clock Low Pulse Time I2C_CL 500 ns

2
tI2C4 I C-Clock High Pulse Time 500 ns
fI2C I2C-BUS Frequency 1.0 MHz
VI2COL I2C-Data Output Low Voltage I2C_CL, 0.4 V II2COL = 3 mA

I2C_DA
II2COH I2C-Data Output 1.0 A VI2COH = 5 V
High Leakage Current
tI2COL1 I2C-Data Output Hold Time 15 ns

after Falling Edge of Clock
tI2COL2 I2C-Data Output Setup Time 100 ns fI2C = 1 MHz

before Rising Edge of Clock
1/FI2C
TI2C4 TI2C3
I2C_CL
TI2C1 TI2C5 TI2C6 TI2C2
I2C_DA as input
TI2COL2 TI2COL1
I2C_DA as output
Fig. 426: I2C bus timing diagram
Micronas May 27, 2003; 6251-476-1DS 71

4.6.3.5. I2S-Bus Characteristics
Min. Typ. Max.
VI2SIL Input Low Voltage I2S_DA_IN1/2 0.2 VSUP2

I2S_CL
VI2SIH Input High Voltage I2S_WS 0.5 VSUP2
ZI2SI Input Impedance 5 pF
ILEAKI2S Input Leakage Current 1 1 A 0 V < UINPUT< DVSUP
VI2SOL I2S Output Low Voltage I2S_CL 0.4 V II2SOL = 1 mA

I2S_WS
VI2SOH 2
I S Output High Voltage I2S_DA_OUT VSUP2 V II2SOH = 1 mA
0.3
fI2SOWS I2S-Word Strobe Output Frequency I2S_WS 32.0 kHz

2
fI2SOCL I S-Clock Output Frequency I2S_CL 1.024 MHz I2S_CONFIG[0] = 0
2.048 MHz I2S_CONFIG[0] = 1
RI2S10/I2S20 I2S-Clock Output High/Low-Ratio 0.9 1.0 1.1
ts_I2S I2SInput Setup Time I2S_CL 12 ns for details see Fig. 427
before Rising Edge of Clock I2S_DA_IN1/2 I2S bus timing diagram
th_I2S I2S Input Hold Time 40 ns

after Rising Edge of Clock
td_I2S I2S Output Delay Time I2S_CL 28 ns CL = 30 pF

after Falling Edge of Clock I2S_WS
I2S_DA_OUT
fI2SWS I2S-Word Strobe Input Frequency I2S_WS 32.0 kHz
fI2SCL I2S-Clock Input Frequency I2S_CL 1.024 2.048 MHz
RI2SCL I2S-Clock Input High/Low Ratio 0.9 1.1
72 May 27, 2003; 6251-476-1DS Micronas

1/FI2SWS
I2S_WS
MODUS[6] = 0
MODUS[6] = 1 Detail C
I2S_CL
Detail A
I2S_DA_IN R LSB L MSB L LSB R MSB R LSB L LSB
16/32 bit left channel 16/32 bit right channel
Detail B
I2S_DA_OUT R LSB L MSB L LSB R MSB R LSB L LSB
16/32 bit left channel 16/32 bit right channel
Data: MSB first, I2S master
1/FI2SWS
I2S_WS
MODUS[6] = 0
MODUS[6] = 1 Detail C
I2S_CL
Detail A
I2S_DA_IN R LSB L MSB L LSB R MSB R LSB L LSB
16,18...32 bit left channel 16, 18...32 bit right channel
16, 18...32 bit left channel

Detail B
I2S_DA_OUT R LSB L MSB L LSB R MSB R LSB L LSB
16, 18...32 bit right channel
Data: MSB first, I2S slave
Detail C 1/FI2SCL Detail A,B

I2S_CL I2S_CL
Ts_I2S Th_I2S
Ts_I2S
I2S_DA_IN1/2
I2S_WS as INPUT
Td_I2S
Td_I2S
I2S_WS as OUTPUT I2S_DA_OUT
Fig. 427: I2S bus timing diagram
Micronas May 27, 2003; 6251-476-1DS 73

4.6.3.6. Analog Baseband Inputs and Outputs, AGNDC
Min. Typ. Max.
Analog Ground
VAGNDC0 AGNDC Open Circuit Voltage AGNDC 3.77 V Rload 10 M

(AHVSUP =8 V)
AGNDC Open Circuit Voltage 2.51 V

(AHVSUP = 5 V)
RoutAGN AGNDC Output Resistance 70 125 180 k 3 V VAGNDC 4 V

(AHVSUP = 8 V)
AGNDC Output Resistance 47 83 120 k

(AHVSUP = 5 V)
Analog Input Resistance
RinSC SCART Input Resistance SCn_IN_s1) 25 40 58 k fsignal = 1 kHz, I = 0.05 mA

from TA = 0 to 70 C
RinMONO MONO Input Resistance MONO_IN 15 24 35 k fsignal = 1 kHz, I = 0.1 mA

from TA = 0 to 70 C
Audio Analog-to-Digital-Converter
VAICL Analog Input Clipping Level for SCn_IN_s,1) 2.00 2.25 VRMS fsignal = 1 kHz
Analog-to-Digital- MONO_IN
Conversion
(AHVSUP = 8 V)
Analog Input Clipping Level for 1.13 1.51 VRMS

Analog-to-Digital-
Conversion
(AHVSUP = 5 V)
SCART Outputs
RoutSC SCART Output Resistance SCn_OUT_s1) fsignal = 1 kHz, I = 0.1 mA

200 330 460 Tj = 27 C
200 500 TA = 0 to 70 C
dVOUTSC Deviation of DC-Level at SCART 70 +70 mV

Output from AGNDC Voltage
ASCtoSC Gain from Analog Input SCn_IN_s,1) 1.0 +0.5 dB fsignal = 1 kHz
to SCART Output MONO_IN

frSCtoSC Frequency Response from Analog SCn_OUT_s1) 0.5 +0.5 dB with resp. to 1 kHz
Input to SCART Output Bandwidth: 0 to 20000 Hz
VoutSC Signal Level at SCART Output SCn_OUT_s1) 1.8 1.9 2.0 VRMS fsignal = 1 kHz
(AHVSUP = 8 V) Volume 0 dB
Full Scale input from I2S
Signal Level at SCART Output 1.17 1.27 1.37 VRMS
(AHVSUP = 5V)
1)
n means 1, 2, 3, or 4; s means L or R
74 May 27, 2003; 6251-476-1DS Micronas

Min. Typ. Max.
Main and AUX Outputs
RoutMA Main/AUX Output Resistance DACp_s1) fsignal = 1 kHz, I = 0.1 mA

2.1 3.3 4.6 k Tj = 27 C
2.1 5.0 k TA = 0 to 70 C
VoutDCMA DC-Level at Main/AUX-Output 1.80 2.04 2.28 V Volume 0 dB

(AHVSUP = 8 V) 61 mV Volume 30 dB
DC-Level at Main/AUX-Output 1.12 1.36 1.60 V Volume 0 dB

(AHVSUP = 5 V) 40 mV Volume 30 dB
VoutMA Signal Level at Main/AUX-Output 1.23 1.37 1.51 VRMS fsignal = 1 kHz
(AHVSUP = 8 V) Volume 0 dB
Full scale input from I2S
Signal Level at Main/AUX-Output 0.76 0.90 1.04 VRMS
(AHVSUP = 5 V)
1)
s means L or R; p means M or A
4.6.3.7. Sound IF Inputs
Min. Typ. Max.
RIFIN Input Impedance ANA_IN1+, 1.5 2 2.5 k Gain AGC = 20 dB

ANA_IN2+, 6.8 9.1 11.4 k Gain AGC = 3 dB
ANA_IN
DCVREFTOP DC Voltage at VREFTOP VREFTOP 2.45 2.65 2.75 V
DCANA_IN DC Voltage on IF Inputs ANA_IN1+, 1.3 1.5 1.7 V

ANA_IN2+,
ANA_IN
XTALKIF Crosstalk Attenuation ANA_IN1+, 40 dB fsignal = 1 MHz

ANA_IN2+, Input Level = 2 dBr
BWIF 3 dB Bandwidth ANA_IN 10 MHz
AGC AGC Step Width 0.85 dB
4.6.3.8. Power Supply Rejection
Min. Typ. Max.
PSRR: Rejection of Noise on AHVSUP at 1 kHz
PSRR AGNDC AGNDC 80 dB
From Analog Input to I2S Output MONO_IN, 70 dB

SCn_IN_s1)
From Analog Input to MONO_IN, 70 dB

SCART Output SCn_IN_s1)
SCn_OUT_s1)
From I2S Input to SCART Output SCn_OUT_s1) 60 dB
From I2S Input to MAIN or AUX DACp_s1) 80 dB

Output
1)
n means 1, 2, 3, or 4; s means L or R; p means M or A
Micronas May 27, 2003; 6251-476-1DS 75

4.6.3.9. Analog Performance
Min. Typ. Max.
Specifications for AHVSUP = 8 V
SNR Dynamic Range and

Signal-to-Noise Ratio
from Analog Input to I2S Output MONO_IN, 88 93 dB Input Level = 20 dB with

SCn_IN_s1) resp. to VAICL, fsig = 1 kHz,
A-weighted
20 Hz...16 kHz
from Analog Input to MONO_IN, 93 96 dB Input Level = 20 dB,

SCART Output SCn_IN_s1) fsig = 1 kHz,
A-weighted
SCn_OUT_s1) 20 Hz...20 kHz
from I2S Input to SCART Output SCn_OUT_s1) 88 93 dB Input Level = 20 dB,

fsig = 1 kHz,
A-weighted
20 Hz...16 kHz
from I2S Input to Main/AUX-Output DACp_s1) Input Level = 20 dB,

for Analog Volume at 0 dB 88 93 dB fsig = 1 kHz,
for Analog Volume at 30 dB 81 86 dB A-weighted
20 Hz...16 kHz
THD Total Harmonic Distortion
from Analog Input to I2S Output MONO_IN, 0.008 0.03 % Input Level = 3 dBr with
unweighted
20 Hz...16 kHz
from Analog Input to MONO_IN, 0.008 0.03 % Input Level = 3 dBr,

SCART Output SCn_IN_s fsig = 1 kHz,
unweighted
from I2S Input to SCART Output SCn_OUT_s1) 0.008 0.03 % Input Level = 3 dBr,
fsig = 1 kHz,
unweighted
20 Hz...16 kHz
from I2S Input to Main or AUX Out- DACp_s1) 0.008 0.03 % Input Level = 3 dBr,
put fsig = 1 kHz,
unweighted
20 Hz...16 kHz
1)
76 May 27, 2003; 6251-476-1DS Micronas

Min. Typ. Max.
Specifications for AHVSUP = 5 V
SNR Dynamic Range and

Signal-to-Noise Ratio
from Analog Input to I2S Output MONO_IN, 85 90 dB Input Level = 20 dB with

A-weighted
20 Hz...16 kHz
from Analog Input to MONO_IN, 90 93 dB Input Level = 20 dB,

SCART Output SCn_IN_s1) fsig = 1 kHz,
A-weighted
from I2S Input to SCART Output SCn_OUT_s1) 85 90 dB Input Level = 20 dB,

fsig = 1 kHz,
A-weighted
20 Hz...16 kHz
from I2S Input to Main/AUX-Output DACp_s1) Input Level = 20 dB,

for Analog Volume at 0 dB 85 90 dB fsig = 1 kHz,
for Analog Volume at 30 dB 78 83 dB A-weighted
20 Hz...16 kHz
THD Total Harmonic Distortion
from Analog Input to I2S Output MONO_IN, 0.03 0.1 % Input Level = 3 dBr with
unweighted
20 Hz...16 kHz
from Analog Input to MONO_IN, 0.1 % Input Level = 3 dBr,

SCART Output SCn_IN_s fsig = 1 kHz,
unweighted
from I2S Input to SCART Output SCn_OUT_s1) 0.1 % Input Level = 3 dBr,
fsig = 1 kHz,
unweighted
20 Hz...16 kHz
from I2S Input to Main or AUX Out- DACp_s1) 0.1 % Input Level = 3 dBr,
put fsig = 1 kHz,
unweighted
20 Hz...16 kHz
1)
Micronas May 27, 2003; 6251-476-1DS 77

Min. Typ. Max.
CROSSTALK Specifications
XTALK Crosstalk Attenuation Input Level = 3 dB,

fsig = 1 kHz, unused analog
inputs connected to ground
by Z < 1 k
between left and right channel within unweighted

SCART Input/Output pair (LR, RL) 20 Hz...20 kHz
SCn_IN SCn_OUT1) 80 dB
SC1_IN or SC2_IN I2S Output 80 dB
SC3_IN I2S Output 80 dB
I2S Input SCn_OUT1) 80 dB
between left and right channel within unweighted

Main or AUX Output pair 20 Hz...16 kHz
I2S Input DACp1) 75 dB
between SCART Input/Output pairs (unweighted

20 Hz...20 kHz
D = disturbing program
same signal source on left
O = observed program
and right disturbing chan-
D: MONO/SCn_IN SCn_OUT 100 dB nel, effect on each
O: MONO/SCn_IN SCn_OUT1) observed output channel
D: MONO/SCn_IN SCn_OUT or unsel. 95 dB
O: MONO/SCn_IN I2S Output
D: MONO/SCn_IN SCn_OUT 100 dB
O: I2S Input SCn_OUT1)
D: MONO/SCn_IN unselected 100 dB
O: I2S Input SC1_OUT1)
Crosstalk between Main and AUX Output pairs (unweighted

20 Hz...16 kHz)
I2S Input DACp1) 90 dB
nel, effect on each
observed output channel
XTALK Crosstalk from Main or AUX Output to SCART Output (unweighted

and vice versa 20 Hz...20 kHz)
D = disturbing program
O = observed program
nel, effect on each
D: MONO/SCn_IN/DSP SCn_OUT 80 dB observed output channel
O: I2S Input DACp1)
SCART output load resis-
D: MONO/SCn_IN/DSP SCn_OUT 85 dB tance 10 k
O: I2S Input DACp1)
SCART output load resis-
D: I2S Input DACp 95 dB tance 30 k
O: MONO/SCn_IN SCn_OUT1)
D: I2S Input DACM 95 dB
O: I2S Input SCn_OUT1)
1)
78 May 27, 2003; 6251-476-1DS Micronas

4.6.3.10. Sound Standard Dependent Characteristics
Min. Typ. Max.
NICAM Characteristics (MSP Standard Code = 8)
dVNICAMOUT Tolerance of Output Voltage DACp_s 1.5 +1.5 dB 2.12 kHz, Modulator input
of NICAM Baseband Signal SCn_OUT_s1 level = 0 dBref
S/NNICAM S/N of NICAM Baseband Signal 72 dB NICAM: 6 dB, 1 kHz, RMS

unweighted
0 to 15 kHz, Vol = 9 dB
NIC_Presc = 7Fhex
Output level 1 VRMS at
DACp_s
THDNICAM Total Harmonic Distortion + Noise 0.1 % 2.12 kHz, Modulator input
of NICAM Baseband Signal level = 0 dBref
BERNICAM NICAM: Bit Error Rate 1 107 FM+NICAM, norm conditions
fRNICAM NICAM Frequency Response , 1.0 +1.0 dB Modulator input

20...15000 Hz level = 12 dB dBref; RMS
XTALKNICAM NICAM Crosstalk Attenuation (Dual) 80 dB
SEPNICAM NICAM Channel Separation (Stereo) 80 dB
FM Characteristics (MSP Standard Code = 3)
dVFMOUT Tolerance of Output Voltage DACp_s, 1.5 +1.5 dB 1 FM-carrier, 50 s, 1 kHz,

of FM Demodulated Signal SCn_OUT_s1 40 kHz deviation; RMS
S/NFM S/N of FM Demodulated Signal 73 dB 1 FM-carrier 5.5 MHz, 50 s,

1 kHz, 40 kHz deviation;
THDFM Total Harmonic Distortion + Noise 0.1 % RMS, unweighted
of FM Demodulated Signal 0 to 15 kHz (for S/N);
full input range, FM-Pres-
cale = 46hex, Vol = 0 dB
Output Level 1 VRMS at
DACp_s
fRFM FM Frequency Responses, 1.0 +1.0 dB 1 FM-carrier 5.5 MHz,

20...15000 Hz 50 s, Modulator input
level = 14.6 dBref; RMS
XTALKFM FM Crosstalk Attenuation (Dual) 80 dB 2 FM-carriers 5.5/5.74 MHz,

50 s, 1 kHz, 40 kHz devia-
tion; Bandpass 1 kHz
SEPFM FM Channel Separation (Stereo) 50 dB 2 FM-carriers 5.5/5.74 MHz,

50 s, 1 kHz, 40 kHz devia-
tion; RMS
AM Characteristics (MSP Standard Code = 9)
S/NAM(1) S/N of AM Demodulated Signal DACp_s, 55 dB SIF level: 0.10.8 Vpp

measurement condition: RMS/Flat SCn_OUT_s1 AM-carrier 54% at 6.5 MHz
Vol = 0 dB, FM/AM
S/NAM(2) S/N of AM Demodulated Signal 45 dB prescaler set for
measurement condition: QP/CCIR output = 0.5 VRMS at
Loudspeaker out;
THDAM Total Harmonic Distortion + Noise 0.6 % Standard Code = 09hex
of AM Demodulated Signal no video/chroma
components
fRAM AM Frequency Response 2.5 +1.0 dB
50...12000 Hz
1)
n means 1 or 2; s means L or R; p means M or A
Micronas May 27, 2003; 6251-476-1DS 79

Min. Typ. Max.
BTSC Characteristics (MSP Standard Code = 20hex, 21hex)
S/NBTSC S/N of BTSC Stereo Signal DACp_s, 68 dB 1 kHz L or R or SAP, 100%

SCn_OUT_s1) modulation, 75 s deempha-
S/N of BTSC-SAP Signal 57 dB
sis, RMS unweighted 0 to 15
kHz
THDBTSC THD+N of BTSC Stereo Signal 0.1 % 1 kHz L or R or SAP, 100%

75 s EIM2), DBX NR or
THD+N of BTSC SAP Signal 0.5 %
MNR, RMS unweighted
0 to 15 kHz
fRDBX Frequency Response of BTSC Ste- 1.0 1.0 dB L or R or SAP,

reo, 50 Hz...12 kHz 1%...66% EIM2), DBX NR
Frequency Response of BTSC- 1.0 1.0 dB
SAP, 50 Hz...9 kHz
fRMNR Frequency Response of BTSC Ste- 2.0 2.0 dB L or R 5%...66% EIM2), MNR
reo, 50 Hz...12 kHz
Frequency Response of BTSC- 2.0 2.0 dB SAP, white noise, 10% Modu-
SAP, 50 Hz...9 kHz lation, MNR
XTALKBTSC Stereo SAP 76 dB 1 kHz L or R or SAP, 100%

modulation, 75 s deempha-
SAP Stereo 80 dB
sis, Bandpass 1 kHz
SEPDBX Stereo Separation DBX NR L or R 1%...66% EIM2), DBX

50 Hz...10 kHz 35 dB NR
50 Hz...12 kHz 30 dB
SEPMNR Stereo Separation MNR 30 dB L = 300 Hz, R = 3.1 kHz

14% Modulation, MNR
FMpil Pilot deviation threshold ANA_IN1+, 4.5 MHz carrier modulated

ANA_IN2+ with fh = 15.734 kHz
Stereo off on 3.2 3.5 kHz
SIF level = 100 mVpp
Stereo on off 1.2 1.5 kHz indication: STATUS Bit[6]
fPilot Pilot Frequency Range 15.563 15.843 kHz standard BTSC stereo sig-
nal, sound carrier only
1)
2)
EIM refers to 75-s Equivalent Input Modulation. It is defined as the audio-signal level which results in a stated percentage modulation,
when the DBX encoding process is replaced by a 75-s preemphasis network.
80 May 27, 2003; 6251-476-1DS Micronas

Min. Typ. Max.
BTSC Characteristics (MSP Standard Code = 20hex, 21hex)

with a minimum IF input signal level of 70 mVpp (measured without any video/chroma signal components)
S/NBTSC S/N of BTSC Stereo Signal DACp_s, 64 dB 1 kHz L or R or SAP, 100%

SCn_OUT_s1 modulation, 75 s deempha-
S/N of BTSC-SAP Signal 55 dB
sis, RMS unweighted 0 to 15
kHz
THDBTSC THD+N of BTSC Stereo Signal 0.15 % 1 kHz L or R or SAP, 100%

75 s EIM2), DBX NR or
THD+N of BTSC SAP Signal 0.8 %
MNR, RMS unweighted
0 to 15 kHz
fRDBX Frequency Response of BTSC Ste- 1.0 1.0 dB L or R or SAP,

reo, 50 Hz...12 kHz 1%...66% EIM2), DBX NR
Frequency Response of BTSC- 1.0 1.0 dB
SAP, 50 Hz...9 kHz
fRMNR Frequency Response of BTSC Ste- 2.0 2.0 dB L or R 5%...66% EIM2), MNR
reo, 50 Hz...12 kHz
Frequency Response of BTSC- 2.0 2.0 dB SAP, white noise, 10% Modu-
SAP, 50 Hz...9 kHz lation, MNR
XTALKBTSC Stereo SAP 75 dB 1 kHz L or R or SAP, 100%

modulation, 75 s deempha-
SAP Stereo 75 dB
sis, Bandpass 1 kHz
SEPDBX Stereo Separation DBX NR L or R 1%...66% EIM2), DBX

50 Hz...10 kHz 35 dB NR
50 Hz...12 kHz 30 dB
SEPMNR Stereo Separation MNR 30 dB L = 300 Hz, R = 3.1 kHz

14% Modulation, MNR
1)
2)
EIM refers to 75-s Equivalent Input Modulation. It is defined as the audio-signal level which results in a stated percentage modulation,
when the DBX encoding process is replaced by a 75-s preemphasis network.
Micronas May 27, 2003; 6251-476-1DS 81

Min. Typ. Max.
EIA-J Characteristics (MSP Standard Code = 30hex)
S/NEIAJ S/N of EIA-J Stereo Signal DACp_s, 60 dB 1 kHz L or R,

SCn_OUT_s1) 100% modulation,
S/N of EIA-J Sub-Channel 60 dB
75 s deemphasis,
THDEIAJ THD+N of EIA-J Stereo Signal 0.2 % RMS unweighted
0 to 15 kHz
THD+N of EIA-J Sub-Channel 0.3 %
fREIAJ Frequency Response of EIA-J 0.5 1.0 dB 100% modulation,

Stereo, 50 Hz...12 kHz 75 s deemphasis
Frequency Response of EIA-J Sub- 1.0 1.0 dB
Channel, 50 Hz...12 kHz
XTALKEIAJ Main SUB 66 dB 1 kHz L or R, 100%

modulation, 75 s
Sub MAIN 80 dB
deemphasis,
Bandpass 1 kHz
SEPEIAJ Stereo Separation EIA-J Stereo Signal, L or R

50 Hz...5 kHz 35 dB 100% modulation
50 Hz...10 kHz 28 dB
FM-Radio Characteristics (MSP Standard Code = 40hex)
S/NUKW S/N of FM-Radio Stereo Signal DACp_s, 68 dB 1 kHz L or R, 100% modula-

SCn_OUT_s1) tion, 75 s deemphasis, RMS
THDUKW THD+N of FM-Radio Stereo Signal 0.1 % unweighted
0 to 15 kHz
fRUKW Frequency Response of L or R, 1%...100% modula-

FM-Radio Stereo tion, 75 s deemphasis
50 Hz...15 kHz 1.0 +0.5 dB
SEPUKW Stereo Separation 50 Hz...15 kHz 45 dB
fPilot Pilot Frequency Range ANA_IN1+ 18.844 19.125 kHz standard FM radio
ANA_IN2+ stereo signal
1)
82 May 27, 2003; 6251-476-1DS Micronas

5. Appendix A: Overview of TV-Sound Standards
5.1. NICAM 728
Table 51: Summary of NICAM 728 sound modulation parameters
Specification I B/G L D/K
Carrier frequency of 6.552 MHz 5.85 MHz 5.85 MHz 5.85 MHz
digital sound
Transmission rate 728 kbit/s
Type of modulation Differentially encoded quadrature phase shift keying (DQPSK)
Spectrum shaping by means of Roll-off filters

Roll-off factor
1.0 0.4 0.4 0.4
Carrier frequency of 6.0 MHz 5.5 MHz 6.5 MHz AM mono 6.5 MHz
analog sound component FM mono FM mono FM mono
terrestrial cable
Power ratio between 10 dB 13 dB 10 dB 16 dB 13 dB

vision carrier and
analog sound carrier
Power ratio between 10 dB 7 dB 17 dB 11 dB China/ Poland

analog and modulated Hungary
digital sound carrier
12 dB 7 dB
Table 52: Summary of NICAM 728 sound coding characteristics
Characteristics Values
Audio sampling frequency 32 kHz
Number of channels 2
Initial resolution 14 bit/sample
Companding characteristics near instantaneous, with compression to 10 bits/sample in 32-samples (1 ms) blocks
Coding for compressed samples 2s complement
Preemphasis CCITT Recommendation J.17 (6.5 dB attenuation at 800 Hz)
Audio overload level +12 dBm measured at the unity gain frequency of the preemphasis network (2 kHz)
Micronas May 27, 2003; 6251-476-1DS 83

5.2. A2-Systems
Table 53: Key parameters for A2 Systems of Standards B/G, D/K, and M
Characteristics Sound Carrier FM1 Sound Carrier FM2
TV-Sound Standard B/G D/K M B/G D/K M
Carrier frequency in MHz 5.5 6.5 4.5 5.7421875 6.2578125 4.724212

6.7421875
5.7421875
Vision/sound power difference 13 dB 20 dB
Sound bandwidth 40 Hz to 15 kHz
Preemphasis 50 s 75 s 50 s 75 s
Frequency deviation (nom/max) 27/50 kHz 17/25 kHz 27/50 kHz 15/25 kHz
Transmission Modes
Mono transmission mono mono
Stereo transmission (L+R)/2 (L+R)/2 R (LR)/2
Dual sound transmission language A language B
Identification of Transmission Mode
Pilot carrier frequency 54.6875 kHz 55.0699 kHz
Max. deviation portion 2.5 kHz
Type of modulation / modulation depth AM / 50%
Modulation frequency mono: unmodulated

stereo: 117.5 Hz 149.9 Hz
dual: 274.1 Hz 276.0 Hz
84 May 27, 2003; 6251-476-1DS Micronas

5.3. BTSC-Sound System
Table 54: Key parameters for BTSC-Sound Systems
Aural BTSC-MPX-Components
Carrier
(L+R) Pilot (LR) SAP Prof. Ch.
Carrier frequency 4.5 MHz Baseband fh 2 fh 5 fh 6.5 fh

(fhNTSC = 15.734 kHz)
(fhPAL = 15.625 kHz)
Sound bandwidth in kHz 0.05 - 15 0.05 - 15 0.05 - 10 0.05 - 3.4
Preemphasis 75 s DBX DBX 150 s
Max. deviation to Aural Carrier 73 kHz 25 kHz1) 5 kHz 50 kHz1) 15 kHz 3 kHz
(total)
Max. Freq. Deviation of Subcarrier 10 kHz 3 kHz

Modulation Type AM FM FM
1)
Sum does not exceed 50 kHz due to interleaving effects
5.4. Japanese FM Stereo System (EIA-J)
Table 55: Key parameters for Japanese FM-Stereo Sound System EIA-J
Aural EIA-J-MPX-Components
Carrier
FM (L+R) (LR) Identification
Carrier frequency (fh = 15.734 kHz) 4.5 MHz Baseband 2 fh 3.5 fh
Sound bandwidth 0.05 - 15 kHz 0.05 - 15 kHz
Preemphasis 75 s 75 s none
Max. deviation portion to Aural Carrier 47 kHz 25 kHz 20 kHz 2 kHz
Max. Freq. Deviation of Subcarrier 10 kHz 60%

Modulation Type FM AM
Transmitter-sided delay 20 s 0 s 0 s
Mono transmission L+R unmodulated
Stereo transmission L+R LR 982.5 Hz
Bilingual transmission Language A Language B 922.5 Hz
Micronas May 27, 2003; 6251-476-1DS 85

5.5. FM Satellite Sound
Table 56: Key parameters for FM Satellite Sound
Carrier Frequency Maximum Sound Mode Bandwidth Deemphasis

FM Deviation
6.5 MHz 85 kHz Mono 15 kHz 50 s
7.02/7.20 MHz 50 kHz Mono/Stereo/Bilingual 15 kHz adaptive
5.6. FM-Stereo Radio
Table 57: Key parameters for FM-Stereo Radio Systems
Aural FM-Radio-MPX-Components
Carrier
(L+R) Pilot (LR) RDS/ARI
Carrier frequency (fp = 19 kHz) 10.7 MHz Baseband fp 2 fp 3 fp
Sound bandwidth in kHz 0.05 - 15 0.05 - 15
Preemphasis:
USA 75 s 75 s
Europe 50 s 50 s
Max. deviation to Aural Carrier 75 kHz 90% 10% 90% 5%

(100%)
86 May 27, 2003; 6251-476-1DS Micronas

6. Appendix B: Manual/Compatibility Mode
To adapt the modes of the STANDARD SELECT regis-

ter to individual requirements and for reasons of com-
patibility to the MSP 34x0D, the MSP 34x0G offers
an Manual/Compatibility Mode, which provides sophis-
ticated programming of the MSP 34x0G.
Using the STANDARD SELECT register generally pro-

vides a more economic way to program the
MSP 34x0G and will result in optimal behavior. There-
fore, it is not recommend to use the Manual/Com-
patibility mode. In those cases, where the
MSP 34x0D is to be substituted by the MSP 34x0G,
the tips given in Section 6.9. on page 101 have to be
obeyed by the controller software.
6.1. Demodulator Write and Read Registers for Manual/Compatibility Mode
Table 61: Demodulator Write Registers; Subaddress: 10hex; these registers are not readable!
Demodulator Address MSP- Description Reset Page

Write Registers (hex) Version Mode
AUTO_FM/AM 00 21 3410, 1. MODUS[0]=1 (Automatic Sound Select): Switching Level threshold of 00 00 89

3450 Automatic Switching between NICAM and FM/AM in case of bad NICAM
reception
2. MODUS[0]=0 (Manual Mode): Activation and configuration of Automatic
Switching between NICAM and FM/AM in case of bad NICAM reception
A2_Threshold 00 22 all A2 Stereo Identification Threshold 01 90hex 91
CM_Threshold 00 24 all Carrier-Mute Threshold 00 2Ahex 91
AD_CV 00 BB all SIF-input selection, configuration of AGC, and Carrier-Mute Function 00 00 92
MODE_REG 00 83 3410, Controlling of MSP-Demodulator and Interface options. As soon as this 00 00 93

3450 register is applied, the MSP 34x0G works in the MSP 34x0D compatibility
mode.
Warning: In this mode, BTSC, EIA-J, and FM-Radio are disabled. Only
MSP 34x0D features are available; the use of MODUS and STATUS register
is not allowed.
The MSP 34x0G is reset to the normal mode by first programming the
MODUS register followed by transmitting a valid standard code to the
STANDARD SELECTION register.
FIR1 00 01 FIR1-filter coefficients channel 1 (6 8 bit) 00 00 95

FIR2 00 05 FIR2-filter coefficients channel 2 (6 8 bit), + 3 8 bit offset (total 72 bit)
DCO1_LO 00 93 Increment channel 1 Low Part 00 00 95

DCO1_HI 00 9B Increment channel 1 High Part
DCO2_LO 00 A3 Increment channel 2 Low Part
DCO2_HI 00 AB Increment channel 2 High Part
PLL_CAPS 00 1F Not of interest for the customer 00 56 98

Switchable PLL capacitors to tune open-loop frequency
Note: All registers except AUTO_FM/AM, A2_Threshold, and CM_Threshold are initialized during STANDARD SELECTION and are
automatically updated when Automatic Sound Select (MODUS[0]=1) is on.
Micronas May 27, 2003; 6251-476-1DS 87

Table 62: Demodulator Read Registers; Subaddress: 11hex; these registers are not writable!
Demodulator Address MSP- Description Page

Read Registers (hex) Version
C_AD_BITS 00 23 3410, NICAM-Sync bit, NICAM-C-Bits, and three LSBs of additional data bits 97
3450
ADD_BITS 00 38 NICAM: bit [10:3] of additional data bits 97
CIB_BITS 00 3E NICAM: CIB1 and CIB2 control bits 97
ERROR_RATE 00 57 NICAM error rate, updated with 182 ms 98
PLL_CAPS 02 1F Not for customer use 98
AGC_GAIN 02 1E Not for customer use 98
6.2. DSP Write and Read Registers for Manual/Compatibility Mode
Table 63: DSP-Write Registers; Subaddress: 12hex, all registers are readable as well
Write Register Address Bits Operational Modes and Adjustable Range Reset Page
(hex) Mode
Volume SCART1 channel: Ctrl. mode 00 07 [7:0] [Linear mode / logarithmic mode] 00hex 99
FM Fixed Deemphasis 00 0F [15:8] [50 s, 75 s, J17, OFF] 50 s 99
FM Adaptive Deemphasis [7:0] [OFF, WP1] OFF 99
Identification Mode 00 15 [7:0] [B/G, M] B/G 100
FM DC Notch 00 17 [7:0] [ON, OFF] ON 100
Volume SCART2 channel: Ctrl. mode 00 40 [7:0] [Linear mode / logarithmic mode] 00hex 99
Table 64: DSP Read Registers; Subaddress: 13hex, all registers are not writable
Additional Read Registers Address Bits Output Range Page

(hex)
Stereo detection register for 00 18 [15:8] [80hex ... 7Fhex] 8 bit twos complement 100
A2 Stereo Systems
DC level readout FM1/Ch2-L 00 1B [15:0] [8000hex ... 7FFFhex] 16 bit twos complement 100
DC level readout FM2/Ch1-R 00 1C [15:0] [8000hex ... 7FFFhex] 16 bit twos complement 100
88 May 27, 2003; 6251-476-1DS Micronas

6.3. Manual/Compatibility Mode: 6.3.1.1. Function in Automatic Sound Select Mode

Description of Demodulator Write Registers
The Automatic Sound Select feature (MODUS[0]=1)
6.3.1. Automatic Switching between NICAM and includes the procedure mentioned above. By default, the
Analog Sound internal ERROR_RATE threshold is set to 700dec. i.e.:
NICAM analog Sound if ERROR_RATE > 700
In case of bad NICAM reception or loss of the
NICAM-carrier, the MSP 34x0G offers an Automatic analog Sound NICAM if ERROR_RATE < 700/2
Switching (fall back) to the analog sound (FM/AM-
mono), without the necessity for the controller of reading The ERROR_RATE value of 700 corresponds to a
and evaluating any parameters. If a proper NICAM sig- BER of approximately 5.46*10-3 /s.
nal returns, switching back to this source is performed
automatically as well. The feature evaluates the NICAM Individual configuration of the threshold can be done
ERROR_RATE and switches, if necessary, all output using Table 65. However, the internal setting used by
channels which are assigned to the NICAM-source, to the standard selection is recommended.
the analog source, and vice versa.
The optimum NICAM sound can be assigned to the
An appropriate hysteresis algorithm avoids oscillating MSP output channels by selecting one of the Stereo
effects (see Fig. 61). STATUS[9] and C_AD_BITS[11] or A/B, Stereo or A, or Stereo or B source chan-
(Address: 0023hex) provide information about the actual nels
NICAM-FM/AM-status.
6.3.1.2. Function in Manual Mode

Selected Sound
If the manual mode (MODUS[0]=0) is required, the
activation and configuration of the Automatic Switching
NICAM
feature has to be done as described in Table 66. Note
that the channel matrix of the corresponding out-
put-channels must be set according to the
analog NICAM-mode and need not to be changed in the FM/
sound ERROR_RATE
threshold/2 threshold AM-fallback case.
Fig. 61: Hysteresis for Automatic Switching Example:

Required threshold = 500: bits[10:1] = 00 1111 1010
Table 65: Coding of Automatic NICAM/Analog Sound Switching;

Automatic Sound Select is on (MODUS[0] = 1)
Mode Description AUTO_FM [11:0] ERROR_RATE- Source Select:

Addr. = 00 21hex Threshold/dec Input at NICAM Path1)
1 Automatic Switching with bit[11:0] = 0 700 NICAM or FM/AM,

Default internal threshold depending on
ERROR_RATE
2 Automatic Switching with bit[11] =0 set by customer;
external threshold bit[10:1] = 25...1000 recommended
(Customizing of Automatic = threshold/2 range: 50...2000
Sound Select) bit[0] =1
3 Forced Analog Mono bit[11] =1 always FM/AM

bit[10:1] = ignored
bit[0] =1
1)
The NICAM path may be assigned to Stereo or A/B, Stereo or A, or Stereo or B source channels
(see Table 22 on page 12).
Micronas May 27, 2003; 6251-476-1DS 89

Table 66: Coding of Automatic NICAM/Analog Sound Switching;

Automatic Sound Select is off (MODUS[0] = 0)
Mode Description AUTO_FM [11:0] ERROR_RATE- Source Select:

Addr. = 00 21hex Threshold/dec Input at NICAM Path
0 Forced NICAM bit[11] =0 none always NICAM; Mute in

reset (Automatic Switching disabled) bit[10:1] = 0 case of no NICAM available
status bit[0] =0
1 Automatic Switching with bit[11] =0 700 NICAM or FM/AM,

internal threshold bit[10:1] = 0 depending on
(Default, if Automatic Sound bit[0] =1 ERROR_RATE
Select is on)
2 Automatic Switching with bit[11] =0 set by customer;

external threshold bit[10:1] = 25...1000 recommended
(Customizing of Automatic = threshold/2 range: 50...2000
Sound Select) bit[0] =1
3 Forced Analog Mono bit[11] =1 none always FM/AM

(Automatic Switching disabled) bit[10:1] = 0
bit[0] =1
90 May 27, 2003; 6251-476-1DS Micronas

6.3.2. A2 Threshold
The threshold between Stereo/Bilingual and Mono .

Identification for the A2 Standard has been made pro-
grammable according to the users preferences. An
internal hysteresis ensures robustness and stability
Table 67: Write Register on I2C Subaddress 10hex : A2 Threshold

Address
THRESHOLDS
00 22hex (write) A2 THRESHOLD Register A2_THRESH

Defines threshold of all A2 and EIA_J standards for Stereo and Bilingual
detection
bit[15:0] 07F0hex force Mono Identification
...
0190hex default setting after reset
...
00A0hex minimum Threshold for stable detection
recommended range : 00A0hex...03C0hex
6.3.3. Carrier-Mute Threshold
The Carrier-Mute threshold has been made program-

mable according to the users preferences. An internal
hysteresis ensures stable behavior.
Table 68: Write Register on I2C Subaddress 10hex : Carrier-Mute Threshold

Address
THRESHOLDS
00 24hex (write) Carrier-Mute THRESHOLD Register CM_THRESH

Defines threshold for the carrier mute feature
bit[15:0] 0000hex Carrier-Mute always ON (both channels muted)
...
002Ahex default setting after reset
...
07FFhex Carrier-Mute always OFF
(both channels forced on)
recommended range : 0014hex...0050hex
Micronas May 27, 2003; 6251-476-1DS 91

6.3.4. Register AD_CV
The use of this register is no longer recommended.

Use it only in cases where compatibility to the
MSP 34x0D is required. Using the STANDARD
SELECTION register together with the MODUS regis-
ter provides a more economic way to program the
MSP 34x0G.
Table 69: AD_CV Register; reset status: all bits are 0
AD_CV Automatic setting by

(00 BBhex) STANDARD SELECT Register
Bit Function Settings 2-8, 0A-60hex 9
[0] not used must be set to 0 0 0
[1:6] Reference level in case of Automatic Gain 101000 100011

Control = on (see Table 610). Constant
gain factor when Automatic Gain Control =
off (see Table 611).
[7] Determination of Automatic Gain or 0 = constant gain 1 1

Constant Gain 1 = automatic gain
[8] Selection of Sound IF source 0 = ANA_IN1+ X X

(identical to MODUS[8]) 1 = ANA_IN2+
[9] MSP-Carrier-Mute Feature 0 = off: no mute 1 0

1 = on: mute as de-
scribed in section 2.2.2.
[10:15] not used must be set to 0 0 0
X : not affected while choosing the TV sound standard by means of the STANDARD SELECT Register
Note: This register is initialized during STANDARD SELECTION and is automatically updated when Automatic
Sound Select (MODUS[0]=1) is on.
Table 610: Reference Values for Active AGC (AD_CV[7] = 1)
Application Input Signal Contains AD_CV [6:1] AD_CV [6:1] Range of Input Signal
Ref. Value in integer at pin ANA_IN1+
and ANA_IN2+
Terrestrial TV
FM Standards 1 or 2 FM Carriers 101000 40 0.10 3 Vpp1)
NICAM/FM 1 FM and 1 NICAM Carrier 101000 40 0.10 3 Vpp1)
NICAM/AM 1 AM and 1 NICAM Carrier 100011 35 0.10 1.4 Vpp
(recommended: 0.10 0.8 Vpp)
NICAM only 1 NICAM Carrier only 010100 20 0.05 1.0 Vpp
SAT 1 or more FM Carriers 100011 35 0.10 3 Vpp1)
ADR FM and ADR carriers see DRP 3510A data sheet

1)
For signals above 1.4 Vpp, the minimum gain of 3 dB is switched, and overflow of the A/D converter may result. Due to the
robustness of the internal processing, the IC works up to and even more than 3 Vpp, if norm conditions of FM/NICAM or
FM1/FM2 ratio are supposed. In this overflow case, a loss of FM-S/N ratio of about 10 dB may appear.
92 May 27, 2003; 6251-476-1DS Micronas

Table 611: AD_CV parameters for Constant Input Gain (AD_CV[7]=0)
Step AD_CV [6:1] Gain Input Level at pin ANA_IN1+ and ANA_IN2+
Constant Gain
0 000000 3.00 dB maximum input level: 3 Vpp (FM) or 1 Vpp (NICAM)1)

1 000001 3.85 dB
2 000010 4.70 dB
3 000011 5.55 dB
4 000100 6.40 dB
5 000101 7.25 dB
6 000110 8.10 dB
7 000111 8.95 dB
8 001000 9.80 dB
9 001001 10.65 dB
10 001010 11.50 dB
11 001011 12.35 dB
12 001100 13.20 dB
13 001101 14.05 dB
14 001110 14.90 dB
15 001111 15.75 dB
16 010000 16.60 dB
17 010001 17.45 dB
18 010010 18.30 dB
19 010011 19.15 dB
20 010100 20.00 dB maximum input level: 0.14 Vpp
1)
For signals above 1.4 Vpp, the minimum gain of 3 dB is switched and overflow of the A/D converter may result. Due to the
robustness of the internal processing, the IC works up to and even more than 3 Vpp, if norm conditions of FM/NICAM or
FM1/FM2 ratio are supposed. In this overflow case, a loss of FM-S/N ratio of about 10 dB may appear.
6.3.5. Register MODE_REG
Note: The use of this register is no longer recom-

mended. It should be used only in cases where
software compatibility to the MSP 34x0D is
required. Using the STANDARD SELECTION
register together with the MODUS register pro-
MSP 34x0G.
As soon as this register is applied, the MSP 34x0G

works in the MSP 34x0D Manual/Compatibility
Mode. In this mode, BTSC, EIA-J, and FM-Radio are
disabled. Only MSP 34x0D features are available; the
use of MODUS and STATUS register is not allowed.
The MSP 34x0G is reset to the normal mode by first
programming the MODUS register, followed by trans-
mitting a valid standard code to the STANDARD
SELECTION register.
The register MODE_REG contains the control bits

determining the operation mode of the MSP 34x0G in
the MSP 34x0D Manual/Compatibility Mode; Table 6
12 explains all bit positions.
Micronas May 27, 2003; 6251-476-1DS 93

Table 612: Control word MODE_REG; reset status: all bits are 0
MODE_REG 00 83hex Automatic setting by

STANDARD SELECT Register
Bit Function Comment Definition 2-5 8, A, B 9
[0] not used 0 : must be used 0 0 0
[1] DCTR_TRI Digital control out 0 : active X X X

0/1 tri-state 1 : tri-state
[2] I2S_TRI I2S outputs tri-state 0 : active X X X

(I2S_CL, I2S_WS, 1 : tri-state
I2S_DA_OUT)
[3] I2S Mode1) Master/Slave mode 0 : Master X X X

of the I2S bus 1 : Slave
[4] I2S_WS Mode WS due to the Sony or 0 : Sony X X X

Philips-Format 1 : Philips
[5] Audio_CL_OUT Switch 0 : on X X X

Audio_Clock_Output 1 : tri-state
to tri-state
[6] NICAM1) Mode of MSP-Ch1 0 : FM 0 1 1

1 : Nicam
[7] not used 0 : must be used 0 0 0
[8] FM AM Mode of MSP-Ch2 0 : FM 0 0 1

1 : AM
[9] HDEV High Deviation Mode 0 : normal 0 0 0

(channel matrix must be 1 : high deviation mode
sound A)
[11:10] not used 0 : must be used 0 0 0
[12] MSP-Ch1 Gain see also Table 614 0 : Gain = 6 dB 0 0 0

1 : Gain = 0 dB
[13] FIR1-Filter see also Table 614 0 : use FIR1 1 0 0

Coeff. Set 1 : use FIR2
[14] ADR Mode of MSP Ch1/ 0 : normal mode/tri-state 0 0 0

ADR-Interface 1 : ADR-mode/active
[15] AM-Gain Gain for AM 0 : 0 dB (default. of MSPB) 1 1 1

Demodulation 1 :12 dB (recommended)
1)
NICAM and I2S-Slave mode are not allowed simultaneously X: not affected by
STANDARD SELECT register
94 May 27, 2003; 6251-476-1DS Micronas

Table 613: Loading sequence for FIR-coefficients To load the FIR-filters, the following data values are to
be transferred 8 bits at a time embedded
FIR1 00 01hex (MSP-Ch1: NICAM/FM2)
LSB-bound in a 16-bit word.
No. Symbol Name Bits Value The loading sequences must be obeyed. To change a
coefficient set, the complete block FIR1 or FIR2 must
1 NICAM/FM2_Coeff. (5) 8 be transmitted.
2 NICAM/FM2_Coeff. (4) 8
Note: For compatibility with MSP 3410B, IMREG1 and
see Table 614 IMREG2 have to be transmitted. The value for
4 NICAM/FM2_Coeff. (2) 8 IMREG1 and IMREG2 is 004. Due to the parti-
tioning to 8-bit units, the values 04hex, 40hex,
5 NICAM/FM2_Coeff. (1) 8 and 00hex arise.
FIR2 00 05hex (MSP-Ch2: FM1/AM)

6.3.7. DCO-Registers
No. Symbol Name Bits Value
1 IMREG1 8 04hex Note: The use of this register is no longer recom-

mended. It should be used only in cases where
2 IMREG1/ IMREG2 8 40hex
software-compatibility to the MSP 34x0D is
3 IMREG2 8 00hex required. Using the STANDARD SELECTION
register together with the MODUS register pro-
4 FM/AM_Coef (5) 8 vides a more economic way to program the
MSP 34x0G.
5 FM/AM_Coef (4) 8
6 FM/AM_Coef (3) 8
see Table 614
When selecting a TV-sound standard by means of the
7 FM/AM_Coef (2) 8 STANDARD SELECT register, all frequency tuning is
performed automatically.
8 FM/AM_Coef (1) 8
If manual setting of the tuning frequency is required, a
9 FM/AM_Coef (0) 8 set of 24-bit registers determining the mixing frequen-
cies of the quadrature mixers can be written manually
into the IC. In Table 615, some examples of DCO reg-
isters are listed. It is necessary to divide them up into
6.3.6. FIR-Parameter, Registers FIR1 and FIR2 low part and high part. The formula for the calculation
of the registers for any chosen IF frequency is as fol-
lows:
Note: The use of this register is no longer recom-
mended. It should be used only in cases where INCRdec = int(f/fs 224)
software compatibility to the MSP 34x0D is
required. Using the STANDARD SELECTION with: int = integer function
register together with the MODUS register pro- f = IF frequency in MHz
vides a more economic way to program the fS = sampling frequency (18.432 MHz)
MSP 34x0G.
Conversion of INCR into hex-format and separation of
the 12-bit low and high parts lead to the required regis-
Data-shaping and/or FM/AM bandwidth limitation is ter values (DCO1_HI or _LO for MSP-Ch1, DCO2_HI
performed by a pair of linear phase Finite Impulse or LO for MSP-Ch2).
Response filters (FIR-filter). The filter coefficients are
programmable and are either configured automatically
by the STANDARD SELECT register or written manu-
ally by the control processor via the control bus. Two
not necessarily different sets of coefficients are
required: one for MSP-Ch1 (NICAM or FM2) and one
for MSP-Ch2 (FM1 = FM-mono). In Table 614 several
coefficient sets are proposed.
Micronas May 27, 2003; 6251-476-1DS 95

Table 614: 8-bit FIR-coefficients (decimal integer) for MSP 34x0D; reset status: all coefficients are 0
Coefficients for FIR1 00 01hex and FIR2 00 05hex
Terrestrial TV Standards FM - Satellite

FIR filter corresponds to a
band-pass with a band- B
width of B = 130 to 500 kHz
fc frequency
B/G-, D/K- I- L- B/G-, D/K-, 130 180 200 280 380 500 Auto-
NICAM-FM NICAM-FM NICAM-AM M-Dual FM kHz kHz kHz kHz kHz kHz search
Coef(i) FIR1 FIR2 FIR1 FIR2 FIR1 FIR2 FIR2 FIR2 FIR2 FIR2 FIR2 FIR2 FIR2 FIR2
0 2 3 2 3 2 4 3 73 9 3 8 1 1 1
1 8 18 4 18 8 12 18 53 18 18 8 9 1 1
2 10 27 6 27 10 9 27 64 28 27 4 16 8 8
3 10 48 4 48 10 23 48 119 47 48 36 5 2 2
4 50 66 40 66 50 79 66 101 55 66 78 65 59 59
5 86 72 94 72 86 126 72 127 64 72 107 123 126 126
Mode- 0 0 0 0 1 1 1 1 1 1 0
REG[12]
Mode- 0 0 0 1 1 1 1 1 1 1 0
REG[13]
For compatibility, except for the FIR2-AM and the Autosearch-sets, the FIR-filter programming as used for the MSP 3410B is also possible.
ADR coefficients are listed in the DRP data sheet.
Table 615: DCO registers for the MSP 34x0G; reset status: DCO_HI/LO = 0000
DCO1_LO 00 93hex, DCO1_HI 00 9Bhex; DCO2_LO 00 A3hex, DCO2_HI 00 ABhex
Freq. MHz DCO_HI/hex DCO_LO/hex Freq. MHz DCO_HI/hex DCO_LO/hex
4.5 03E8 000
5.04 0460 0000 5.76 0500 0000

5.5 04C6 038E 5.85 0514 0000
5.58 04D8 0000 5.94 0528 0000
5.7421875 04FC 00AA
6.0 0535 0555 6.6 05BA 0AAA

6.2 0561 0C71 6.65 05C5 0C71
6.5 05A4 071C 6.8 05E7 01C7
6.552 05B0 0000
7.02 0618 0000 7.2 0640 0000
7.38 0668 0000 7.56 0690 0000
96 May 27, 2003; 6251-476-1DS Micronas

6.4. Manual/Compatibility Mode: Table 616: NICAM operation modes as defined by

Description of Demodulator Read Registers the EBU NICAM 728 specification
C4 C3 C2 C1 Operation Mode
Note: The use of these register is no longer recom-
mended. It should be used only in cases where 0 0 0 0 Stereo sound (NICAMA/B),
software compatibility to the MSP 34x0D is independent mono sound (FM1)
required. Using the STANDARD SELECTION
0 0 0 1 Two independent mono signals
register together with the STATUS register pro-
(NICAMA, FM1)
MSP 34x0G and to retrieve information from the 0 0 1 0 Three independent mono channels
IC. (NICAMA, NICAMB, FM1)
0 0 1 1 Data transmission only; no audio

All registers except C_AD_BITs are 8 bits wide. They 1 0 0 0 Stereo sound (NICAMA/B), FM1
can be read out of the RAM of the MSP 34x0G if the carries same channel
MSP 34x0D Manual/Compatibility Mode is required.
1 0 0 1 One mono signal (NICAMA). FM1
All transmissions take place in 16-bit words. The valid carries same channel as NICAMA
8-bit data are the 8 LSBs of the received data word. 1 0 1 0 Two independent mono channels
(NICAMA, NICAMB). FM1 carries
If the Automatic Sound Select feature is not used, the same channel as NICAMA
NICAM or FM-identification parameters must be read
and evaluated by the controller in order to enable 1 0 1 1 Data transmission only; no audio
appropriate switching of the channel select matrix of x 1 x x Unimplemented sound coding
the baseband processing part. The FM-identification option (not yet defined by EBU
registers are described in section 6.6.1. To handle the NICAM 728 specification)
NICAM-sound and to observe the NICAM-quality, at
least the registers C_AD_BITS and ERROR_RATE AUTO_FM: monitor bit for the AUTO_FM Status:
must be read and evaluated by the controller. Addi- 0: NICAM source is NICAM
1: NICAM source is FM
tional data bits and CIB bits, if supplied by the NICAM
transmitter, can be obtained by reading the registers
ADD_BITS and CIB_BITS. Note: It is no longer necessary to read out and evalu-
ate the C_AD_BITS. All evaluation is performed in the
MSP and indicated in the STATUS register.
6.4.1. NICAM Mode Control/Additional Data Bits
Register
6.4.2. Additional Data Bits Register
NICAM operation mode control bits and A[2:0] of the
additional data bits. Contains the remaining 8 of the 11 additional data bits.
The additional data bits are not yet defined by the
Format: NICAM 728 system.
MSB C_AD_BITS 00 23hex LSB Format:

11 ... 7 6 5 4 3 2 1 0 MSB ADD_BITS 00 38hex LSB
Auto ... A[2] A[1] A[0] C4 C3 C2 C1 S 7 6 5 4 3 2 1 0
_FM
A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3]
Important: S = Bit[0] indicates correct NICAM-syn-

chronization (S = 1). If S = 0, the MSP 3410/3450G
6.4.3. CIB Bits Register
has not yet synchronized correctly to frame and
sequence, or has lost synchronization. The remaining
CIB bits 1 and 2 (see NICAM 728 specifications).
read registers are therefore not valid. The MSP mutes
the NICAM output automatically and tries to synchro-
Format:
nize again as long as MODE_REG[6] is set.
MSB CIB_BITS 00 3Ehex LSB
The operation mode is coded by C4-C1 as shown in
7 6 5 4 3 2 1 0
Table 616.
x x x x x x CIB1 CIB2
Micronas May 27, 2003; 6251-476-1DS 97

6.4.4. NICAM Error Rate Register 6.4.7. Automatic Search Function for FM-Carrier
Detection in Satellite Mode
ERROR_RATE 00 57hex
The AM demodulation ability of the MSP 3410G and
Error free 0000hex MSP 3450G offers the possibility to calculate the field
strength of the momentarily selected FM carrier,
maximum error rate 07FFhex which can be read out by the controller. In SAT receiv-
ers, this feature can be used to make automatic FM
carrier search possible.
Average error rate of the NICAM reception in a time
interval of 182 ms, which should be close to 0. The ini- For this, the MSP has to be switched to AM-mode
tial and maximum value of ERROR_RATE is 2047. (MODE_REG[8]), FM-Prescale must be set to
This value is also active if the NICAM bit of 7Fhex = +127dec, and the FM DC notch (see section
MODE_REG is not set. Since the value is achieved by 6.5.7.) must be switched off. The sound-IF frequency
filtering, a certain transition time (approx. 0.5 sec) is range must now be scanned in the MSP-channel 2
unavoidable. Acceptable audio may have error rates by means of the programmable quadrature mixer with
up to a value of 700 int. Individual evaluation of this an appropriate incremental frequency (i.e. 10 kHz).
value by the controller and an appropriate threshold After each incrementation, a field strength value is
may define the fallback mode from NICAM to FM/ available at the quasi-peak detector output (quasi-
AM-Mono in case of poor NICAM reception. peak detector source must be set to FM), which must
be examined for relative maxima by the controller. This
The bit error rate per second (BER) can be calculated results in either continuing search or switching the
by means of the following formula: MSP back to FM demodulation mode.
BER = ERROR_RATE * 12.3*106 /s During the search process, the FIR2 must be loaded
with the coefficient set AUTOSEARCH, which
enables small bandwidth, resulting in appropriate field
6.4.5. PLL_CAPS Readback Register strength characteristics. The absolute field strength
value (can be read out of quasi-peak detector output
It is possible to read out the actual setting of the FM1) also gives information on whether a main FM
PLL_CAPS. In standard applications, this register is carrier or a subcarrier was detected; and as a practical
not of interest for the customer. consequence, the FM bandwidth (FIR1/2) and the
deemphasis (50 s or adaptive) can be switched
PLL_CAPS 02 1Fhex L accordingly.
minimum frequency 1111 1111 FFhex Due to the fact that a constant demodulation frequency
offset of a few kHz leads to a DC level in the demodu-
nominal frequency 0101 0110 56hex lated signal, further fine tuning of the found carrier can
RESET
be achieved by evaluating the DC Level Readout
maximum frequency 0000 0000 00hex FM1. Therefore, the FM DC Notch must be switched
on, and the demodulator part must be switched back to
PLL_CAPS 02 1Fhex H FM-demodulation mode.
PLL open xxxx xxx0
PLL closed xxxx xxx1
6.4.6. AGC_GAIN Readback Register
It is possible to read out the actual setting of

AGC_GAIN in Automatic Gain Mode. In standard
applications, this register is not of interest for the cus-
tomer.
AGC_GAIN 02 1Ehex
max. amplification 0001 0100 14hex

(20 dB)
min. amplification 0000 0000 00hex

(3 dB)
98 May 27, 2003; 6251-476-1DS Micronas

6.5. Manual/Compatibility Mode:

Description of DSP Write Registers
Linear Mode
6.5.1. Additional Channel Matrix Modes Volume SCART1 00 07hex H
Loudspeaker Matrix 00 08hex L Volume SCART2 00 40hex H
Headphone Matrix 00 09hex L OFF 0000 0000 00hex

RESET
SCART1 Matrix 00 0Ahex L
0 dB gain 0100 0000 40hex
SCART2 Matrix 00 41hex L (digital full scale (FS) to 2
VRMS output)
I2S Matrix 00 0Bhex L
+6 dB gain (6 dBFS to 2 0111 1111 7Fhex
Quasi-Peak 00 0Chex L VRMS output)
Detector Matrix
SUM/DIFF 0100 0000 40hex Note: SCART Volume linear mode will not be sup-
AB_XCHANGE 0101 0000 50hex ported in the future (documented for compatibil-
ity reasons only).
PHASE_CHANGE_B 0110 0000 60hex
PHASE_CHANGE_A 0111 0000 70hex

6.5.3. FM Fixed Deemphasis
A_ONLY 1000 0000 80hex
B_ONLY 1001 0000 90hex FM Deemphasis 00 0Fhex H
50 s 0000 0000 00hex

RESET
This table shows additional modes for the channel
matrix registers. 75 s 0000 0001 01hex
The sum/difference mode can be used together with J17 0000 0100 04hex
the quasi-peak detector to determine the sound mate-
OFF 0011 1111 3Fhex
rial mode. If the difference signal on channel B (right)
is near to zero, and the sum signal on channel A (left)
is high, the incoming audio signal is mono. If there is a
significant level on the difference signal, the incoming Note: This register is initialized during STANDARD
audio is stereo. SELECTION and is automatically updated when
Auto-matic Sound Select (MODUS[0]=1) is on.
6.5.2. Volume Modes of SCART1/2 Outputs
6.5.4. FM Adaptive Deemphasis

Volume Mode SCART1 00 07hex [3:0]
Volume Mode SCART2 00 40hex [3:0] FM Adaptive 00 0Fhex L

Deemphasis WP1
linear 0000 0hex
RESET OFF 0000 0000 00hex
RESET
logarithmic 0001 1hex
WP1 0011 1111 3Fhex
Note: This register is initialized during STANDARD

SELECTION and is automatically updated when
Micronas May 27, 2003; 6251-476-1DS 99

6.5.5. NICAM Deemphasis 6.6. Manual/Compatibility Mode:

Description of DSP Read Registers
A J17 Deemphasis is always applied to the NICAM
signal. It is not switchable. All readable registers are 16-bit wide. Transmissions
via I2C bus have to take place in 16-bit words. Some of
the defined 16-bit words are divided into low and high
6.5.6. Identification Mode for A2 Stereo Systems byte, thus holding two different control entities.
Identification Mode 00 15hex L

These registers are not writable.
Standard B/G 0000 0000 00hex

(German Stereo) RESET 6.6.1. Stereo Detection Register
for A2 Stereo Systems
Standard M 0000 0001 01hex
(Korean Stereo)
Stereo Detection 00 18hex H
Reset of Ident-Filter 0011 1111 3Fhex Register
Stereo Mode Reading

(twos complement)
To shorten the response time of the identification algo-
rithm after a program change between two FM-Stereo MONO near zero
capable programs, the reset of the ident-filter can be
applied. STEREO positive value (ideal
reception: 7Fhex)
Sequence: BILINGUAL negative value (ideal
1. Program change reception: 80hex)
2. Reset ident-filter
3. Set identification mode back to standard B/G or M Note: It is no longer necessary to read out and evalu-
4. Wait approx. 500 ms ate the A2 identification level. All evaluation is
performed in the MSP and indicated in the STA-
5. Read stereo detection register TUS register.
Note: This register is initialized during STANDARD

SELECTION and is automatically updated when 6.6.2. DC Level Register
DC Level Readout 00 1Bhex H+L
FM1 (MSP-Ch2)
6.5.7. FM DC Notch DC Level Readout 00 1Chex H+L
FM2 (MSP-Ch1)
The DC compensation filter (FM DC Notch) for FM
input can be switched off. This is used to speed up the DC Level [8000hex ... 7FFFhex]
automatic search function (see Section 6.4.7.). In nor- values are 16 bit twos
complement
mal FM-mode, the FM DC Notch should be switched
on.
The DC level register measures the DC component of
FM DC Notch 00 17hex L the incoming FM signals (FM1 and FM2). This can be
used for seek functions in satellite receivers and for IF
ON 0000 0000 00hex FM frequencies fine tuning. A too low demodulation
Reset frequency (DCO) results in a positive DC-level and
vice versa. For further processing, the DC content of
OFF 0011 1111 3Fhex
the demodulated FM signals is suppressed. The time
constant , defining the transition time of the DC Level
Register, is approximately 28 ms.
100 May 27, 2003; 6251-476-1DS Micronas

6.7. Demodulator Source Channels in Manual Mode 6.8. Exclusions of Audio Baseband Features
6.7.1. Terrestric Sound Standards In general, all functions can be switched independently.
Two exceptions exist:
Table 617 shows the source channel assignment of
1. NICAM cannot be processed simultaneously with
the demodulated signals in case of manual mode for
the FM2 channel.
all terrestric sound standards. See Table 22 for the
assignment in the Automatic Sound Select mode. In 2. FM adaptive deemphasis cannot be processed
manual mode for terrestric sound standards, only two simultaneously with FM-identification.
demodulator sources are defined.
6.9. Compatibility Restrictions to MSP 34x0D

6.7.2. SAT Sound Standards
The MSP 34x0G is fully hardware compatible to the
Table 618 shows the source channel assignment of MSP 34x0D. However, to substitute a MSP 34x0D by
the demodulated signals for SAT sound standards. the corresponding MSP 34x0G, the controller software
has to be adapted slightly:
1. The register FM-Matrix (00 0Ehex low part) must be
changed from no matrix (00hex) to sound A mono
(03hex) during mono transmission of all TV-sound
standards (see also Table 617).
2. With the MSP 34x0G, the STANDARD SELECTION
initializes the FM-deemphasis, which is not the case
for the MSP 34x0D. So, if STANDARD SELECTION
is applied, this I2C instruction can be omitted.
Micronas May 27, 2003; 6251-476-1DS 101

Table 617: Manual Sound Select Mode for Terrestric Sound Standards
Source Channels of Sound Select Block
Broadcasted Selected MSP Broadcasted FM Matrix FM/AM Stereo or A/B

Sound Standard Sound Mode (use 0 for channel select) (use 1 for channel select)
Standard Code
B/G-FM 03 MONO Sound A Mono Mono Mono

D/K-FM 04, 05
M-Korea 02 STEREO German Stereo Stereo Stereo
M-Japan 30 Korean Stereo
BILINGUAL, No Matrix Left = A Left = A

Languages A and B Right = B Right = B
B/G-NICAM 08 NICAM not available Sound A Mono1) analog Mono no sound

L-NICAM 09 or NICAM error rate
with AUTO_FM:
I-NICAM 0A too high
analog Mono
D/K-NICAM 0B
D/K-NICAM 0C, 0D MONO Sound A Mono1) analog Mono NICAM Mono
(with high
deviation FM) STEREO Sound A Mono1) analog Mono NICAM Stereo
BILINGUAL, Sound A Mono1) analog Mono Left = NICAM A

Languages A and B Right = NICAM B
MONO Sound A Mono Mono Mono
STEREO Korean Stereo Stereo Stereo

20
MONO + SAP Sound A Mono Mono Mono
STEREO + SAP Korean Stereo Stereo Stereo

BTSC
MONO
Sound A Mono Mono Mono
STEREO
21
MONO + SAP Left = Mono Left = Mono
No Matrix
STEREO + SAP
MONO Sound A Mono Mono Mono

FM-Radio 40
STEREO Korean Stereo Stereo Stereo
1)
Automatic refresh to Sound A Mono, do not write any other value to the register FM Matrix!
Table 618: Manual Sound Select Modes for SAT-Standards
Source Channels of Sound Select Block

for SAT-Modes
Broadcasted Selected Broadcasted FM Matrix FM/AM Stereo or A/B Stereo or A

Sound MSP Standard Sound Mode (source select: 0) (source select: 1) (source select: 3)
Standard Code
6, 50hex MONO Sound A Mono Mono Mono Mono
51hex STEREO No Matrix Stereo Stereo Stereo

FM SAT
BILINGUAL No Matrix Left = A (FM1) Left = A (FM1) A (FM1)
Right = B (FM2) Right = B (FM2)
102 May 27, 2003; 6251-476-1DS Micronas

7. Appendix C: Application Information
7.1. Phase Relationship of Analog Outputs
The analog output signals: Loudspeaker, headphone,

and SCART2 all have the same phases. The user
does not need to correct output phases when using
these analog outputs directly. The SCART1 output has
opposite phase.
Using the I2S-outputs for other DSPs or D/A convert-

ers, care must be taken to adjust for the correct phase.
If the attached coprocessor is one of the MSP family,
the following schematics help to determine the phase
relationship.
I2S_IN1/2 I2S_OUT
Loudspeaker
Headphone
SCART1-Ch.
Audio
Baseband
SCART1
Processing
SCART1
SCART2 SCART
DSP
SCART3 Input
Select SCART2-Ch.
SCART2
SCART4
MONO
MONO, SCART1...4 SCART

Output Select
Fig. 71: Phase diagram of the MSP 34x0G
Micronas May 27, 2003; 6251-476-1DS 103

7.2. Application Circuit
SIF 2 IN
Tuner 2 if ANA_IN2+ not used
Signal GND C s. section 4.6.2.
10 100
SIF 1 IN F - nF 8 V(5 V) 100 pF 56 pF
Tuner 1 + ANA_IN1/2+
18.432
3.3 100 MHz
F nF + + Alternative circuit for
1 k
56 pF 56 pF 56 pF + 10 F 10 F SIF-inputs for more
attenuation of video
components:
ANA_IN-
CAPL_M
XTAL_OUT
VREFTOP
CAPL_A
ANA_IN1+
ANA_IN2+
AGNDC
XTAL_IN
1 F
DACM_L
MONO_IN
330 nF
1 nF 1 F
DACM_R
LOUD
SC1_IN_L
SPEAKER
330 nF 1 nF 1 F
SC1_IN_R
330 nF DACM_SUB
AHVSS ASG
1 nF
SC2_IN_L
330 nF
330 nF
SC2_IN_R 1 F
AHVSS ASG DACA_L
330 nF
SC3_IN_L
1 F HEAD
1 nF
SC3_IN_R DACA_R
PHONE
330 nF
AHVSS ASG
1 nF
SC4_IN_L
330 nF
330 nF
SC4_IN_R
MSP 34x0G 100 22 F
5V SC1_OUT_L
+
5V
STANDBYQ 100 22 F
DVSS SC1_OUT_R
+
ADR_SEL
100 22 F
DVSS SC2_OUT_L
+
I2C_DA
I2C_CL 100 22 F
SC2_OUT_R
+
ADR_WS
ADR_CL
ADR_DA D_CTR_I/O_0
I2S_WS D_CTR_I/O_1
I2S_CL
I2S_DA_IN1 AUD_CL_OUT
I2S_DA_IN2
I2S_DA_OUT TESTEN
AHVSS
RESETQ
AHVSUP
DVSUP
AVSUP
AHVSS
VREF1
VREF2
DVSS
AVSS
220 470 470

pF pF pF
RESETQ 470 1.5 1.5
pF nF nF
(from Controller, see section 4.6.3.3.) 1.5 10 10
nF F F
10
F
AHVSS
AHVSS
AHVSS
AVSS
5V 5V 8V
(3.3 V) (5 V)
104 May 27, 2003; 6251-476-1DS Micronas

8. Appendix D: MSP 34x0G Version History
MSP 34x0G-B8
fine-tuning of A2-identification and carrier mute
EIA-J identification: faster transition time stereo/
bilingual to mono
J17 FM-deemphasis implemented
input specification for RESETQ and TESTEN
changed
MB implemented
MSP 34x0G-B8V3
The Automatic Sound Select (ASS) malfunction has
been corrected. In the previous version, under cer-
tain circumstances and depending on the baseband
features used, e.g.: Micronas BASS, Virtual Sur-
round Sound, Equalizer... etc., the Automatic Sound
Select Feature (ASS) did not work correctly.
Pseudo Stereo Effect (PSE) malfunction has been
corrected
MSP 34x0G-C12
FM-Radio available in non-BTSC versions with acti-
vation key MSP 3400G/3410G
implementation of SRS WOW
implementation of BBE
implementation of Micronas VOICE
correction of default Scart-Switch configuration dur-
ing power-up
Micronas May 27, 2003; 6251-476-1DS 105

9. Data Sheet History

1. Preliminary data sheet: MSP 34x0G Multistandard
Sound Processor Family, March 5, 2001,
6251-476-4PD. Fourth release of the preliminary
data sheet. Major changes:
specification for version B8 added
(see Appendix D: Version History)
MSP 3460 added, MSP 3430 removed
description for MDB added
specification for MNR added
I2C-bus description changed
ACB register: documentation for bit allocation
D_CTR_I/O changed
2. Data Sheet: MSP 34x0G Multistandard Sound Pro-

cessor Family, May 27, 2003, 6251-476-1DS. First
release of the data sheet.Major changes:
specification for version C12 added
implementation of SRS WOW
implementation of BBE
implementation of Micronas VOICE
Section 4.1.: diagrams for all packages changed
PLQFP64 changed to PMQFP64-2
Micronas Dynamic Bass (MDB) changed to
Micronas BASS (MB)
Micronas GmbH All information and data contained in this data sheet are without any
Hans-Bunte-Strasse 19 commitment, are not to be considered as an offer for conclusion of a
D-79108 Freiburg (Germany) contract, nor shall they be construed as to create any liability. Any new
issue of this data sheet invalidates previous issues. Product availability
P.O. Box 840 and delivery are exclusively subject to our respective order confirmation
D-79008 Freiburg (Germany) form; the same applies to orders based on development samples deliv-
Tel. +49-761-517-0 ered. By this publication, Micronas GmbH does not assume responsibil-
Fax +49-761-517-2174 ity for patent infringements or other rights of third parties which may
E-mail: docservice@micronas.com result from its use.
Internet: www.micronas.com Further, Micronas GmbH reserves the right to revise this publication and
to make changes to its content, at any time, without obligation to notify
any person or entity of such revisions or changes.
Printed in Germany No part of this publication may be reproduced, photocopied, stored on a
Order No. 6251-476-1DS retrieval system, or transmitted without the express written consent of
Micronas GmbH.
106 May 27, 2003; 6251-476-1DS Micronas

MSP 34x0G Multistandard Sound Processor Family: Micronas

Uploaded by

Copyright:

Available Formats

MSP 34x0G Multistandard Sound Processor Family: Micronas

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

MSP 34x0G Multistandard Sound Processor Family: Micronas

Uploaded by

Copyright:

Available Formats

DATA SHEET

MICRONAS MSP 34x0G

Page Section Title

2 May 27, 2003; 6251-476-1DS Micronas

Page Section Title

19 3.3.1. User Registers Overview

Micronas May 27, 2003; 6251-476-1DS 3

Page Section Title

83 5. Appendix A: Overview of TV-Sound Standards

87 6. Appendix B: Manual/Compatibility Mode

4 May 27, 2003; 6251-476-1DS Micronas

Page Section Title

103 7. Appendix C: Application Information

105 8. Appendix D: MSP 34x0G Version History

106 9. Data Sheet History

Dolby Pro Logic is a trademark of Dolby Laboratories.

Micronas May 27, 2003; 6251-476-1DS 5

Sound IF1 Loud- Loud-

Sound DAC Headphone

Fig. 11: Simplified functional block diagram of the MSP 34x0G

6 May 27, 2003; 6251-476-1DS Micronas

1.1. Features of the MSP 34x0G Family

Feature 3400 3410 3420 3440 3450 3460

Standard Selection with single I2C transmission X X X X X X

Automatic Standard Detection of terrestrial TV standards/Automatic Carrier Mute function X X X X X X

Automatic Sound Selection (mono/stereo/bilingual), new registers MODUS, STATUS X X X X X

Two selectable sound IF (SIF) inputs X X X X X X

Automatic Carrier Mute function X X X X X X

Interrupt output programmable (indicating status change) X X X X X X

Loudspeaker / Headphone channel with volume, balance, bass, treble, loudness X X X X X X

AVC: Automatic Volume Correction X X X X X X

Subwoofer output with programmable low-pass and complementary high-pass filter X X X X X X

Spatial effect for loudspeaker channel X X X X X X

Complete SCART in/out switching matrix X X X X X X

Two I2S inputs; one I2S output X X X X X X

All analog Mono sound carriers including AM-SECAM L X X X X X X

Korean FM-Stereo A2 standard X X X X X

All analog FM-Stereo A2 and satellite standards X X X

Simultaneous demodulation of (very) high-deviation FM-Mono and NICAM X X

Adaptive deemphasis for satellite (Wegener-Panda, acc. to ASTRA specification) X X X X

ASTRA Digital Radio (ADR) together with DRP 3510A X X X X

All NICAM standards X X

Demodulation of the BTSC multiplex signal and the SAP channel X X X

SAP and stereo detection for BTSC system X X X

Alignment-free Japanese standard EIA-J X X X

Demodulation of the FM-Radio multiplex signal X X X

1.2. MSP 34x0G Version List

Version Status Description

MSP 3400G available FM Stereo (A2) Version

MSP 3410G available NICAM and FM Stereo (A2) Version

MSP 3450G available Global Version (all sound standards)

MSP 3460G available Global Mono Version (all sound standards)

Micronas May 27, 2003; 6251-476-1DS 7

1.3. MSP 34x0G Versions and their Application Fields

TV- Position of Sound Sound Color Broadcast e.g. in:

5.5/5.7421875 FM-Stereo (A2) PAL Germany

L 6.5/5.85 AM-Mono/NICAM SECAM-L France

I 6.0/6.552 FM-Mono/NICAM PAL UK, Hong Kong

Name Subaddress %LW>@06% Bit>@ BitV>@