Em63a165ts v1

EtronTech EM63A165TS
16M x 16 bit Synchronous DRAM (SDRAM)

Etron Confidential Advanced (Rev 1.4, Oct. /2009)
Features Table 1. Key Specifications
• Fast access time from clock: 4.5/5.4/5.4 ns
EM63A165 - 5/6/7
• Fast clock rate: 200/166/143 MHz
tCK3 Clock Cycle time(min.) 5/6/7 ns
• Fully synchronous operation
• Internal pipelined architecture tAC3 Access time from CLK (max.) 4.5/5.4/5.4 ns
• 4M word x 16-bit x 4-bank tRAS Row Active time(min.) 40/42/49 ns
• Programmable Mode registers tRC Row Cycle time(min.) 55/60/63 ns
- CAS Latency: 2, or 3
- Burst Length: 1, 2, 4, 8, or full page Table 2. Ordering Information
- Burst Type: interleaved or linear burst Part Number Frequency Package
- Burst stop function EM63A165TS-5G 200MHz TSOP II
• Auto Refresh and Self Refresh
EM63A165TS-6G 166MHz TSOP II
• 8192 refresh cycles/64ms
EM63A165TS-7G 143MHz TSOP II
• CKE power down mode
• Single +3.3V power supply TS : indicates TSOP II package
Interface: LVTTL G: indicates Pb free and Halogen free
•
• 54-pin 400 mil plastic TSOP II package
- Pb free and Halogen free
Figure 1. Pin Assignment (Top View)
Overview
VDD 1 54 VSS
The EM63A165 SDRAM is a high-speed CMOS DQ0 2 53 DQ15
synchronous DRAM containing 256 Mbits. It is VDDQ 3 52 VSSQ
internally configured as 4 Banks of 4M word x 16 DQ1 4 51 DQ14
DRAM with a synchronous interface (all signals are DQ2 5 50 DQ13
registered on the positive edge of the clock signal, VSSQ 6 49 VDDQ
CLK). Read and write accesses to the SDRAM are DQ3 7 48 DQ12
burst oriented; accesses start at a selected location DQ4 8 47 DQ11
and continue for a programmed number of locations in VDDQ 9 46 VSSQ
a programmed sequence. Accesses begin with the DQ5 10 45 DQ10
registration of a BankActivate command which is then DQ6 11 44 DQ9
followed by a Read or Write command. 12 43
VSSQ VDDQ
The EM63A165 provides for programmable Read or DQ7 13 42 DQ8
Write burst lengths of 1, 2, 4, 8, or full page, with a VDD 14 41 VSS
burst termination option. An auto precharge function LDQM 15 40 NC
may be enabled to provide a self-timed row precharge WE# 16 39 UDQM
that is initiated at the end of the burst sequence. The CAS# 17 38 CLK
refresh functions, either Auto or Self Refresh are easy RAS# 18 37 CKE
to use. CS# 19 36 A12
By having a programmable mode register, the system BA0 20 35 A11
can choose the most suitable modes to maximize its BA1 21 34 A9
performance. These devices are well suited for A10/AP 22 33 A8
applications requiring high memory bandwidth and A0 23 32 A7
particularly well suited to high performance PC A1 24 31 A6
applications. A2 25 30 A5
A3 26 29 A4
VDD 27 28 VSS
Etron Technology, Inc.

No. 6, Technology Rd. V, Hsinchu Science Park, Hsinchu, Taiwan 30078, R.O.C.
TEL: (886)-3-5782345 FAX: (886)-3-5778671
Etron Technology, Inc. reserves the right to change products or specification without notice.
Figure 2. Block Diagram
CLOCK 4M x 16
CLK
Decoder
BUFFER
Row
CELL ARRAY
(BANK #A)
CKE Column Decoder
CS# DQ0
RAS# COMMAND Buffer
~
CAS# DECODER CONTROL DQ15
SIGNAL
WE# GENERATOR
LDQM, UDQM
4M x 16
Decoder
Row
COLUMN CELL ARRAY
A10/AP COUNTER (BANK #B)
Column Decoder
MODE
REGISTER
ADDRESS
A0 BUFFER
~
A9
4M x 16
Decoder
A11
Row
CELL ARRAY
A12 (BANK #C)
REFRESH
BA0 COUNTER
Column Decoder
BA1
4M x 16
Decoder
Row
CELL ARRAY
(BANK #D)
Column Decoder
Etron Confidential 2 Rev 1.4 Oct. 2009

Pin Descriptions
Table 3. Pin Details of EM63A165
Symbol Type Description
CLK Input Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the
positive edge of CLK. CLK also increments the internal burst counter and controls the
output registers.
CKE Input Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. If CKE
goes low synchronously with clock (set-up and hold time same as other inputs), the
internal clock is suspended from the next clock cycle and the state of output and burst
address is frozen as long as the CKE remains low. When all banks are in the idle state,
deactivating the clock controls the entry to the Power Down and Self Refresh modes.
CKE is synchronous except after the device enters Power Down and Self Refresh
modes, where CKE becomes asynchronous until exiting the same mode. The input
buffers, including CLK, are disabled during Power Down and Self Refresh modes,
providing low standby power.
BA0,BA1 Input Bank Activate: BA0, BA1 input select the bank for operation.
BA1 BA0 Select Bank

0 0 BANK #A
0 1 BANK #B
1 0 BANK #C
1 1 BANK #D
A0-A12 Input Address Inputs: A0-A12 are sampled during the BankActivate command (row address
A0-A12) and Read/Write command (column address A0-A8 with A10 defining Auto
Precharge) to select one location out of the 4M available in the respective bank. During
a Precharge command, A10 is sampled to determine if all banks are to be precharged
(A10 = HIGH). The address inputs also provide the op-code during a Mode Register Set
command.
CS# Input Chip Select: CS# enables (sampled LOW) and disables (sampled HIGH) the command
decoder. All commands are masked when CS# is sampled HIGH. CS# provides for
external bank selection on systems with multiple banks. It is considered part of the
command code.
RAS# Input Row Address Strobe: The RAS# signal defines the operation commands in
conjunction with the CAS# and WE# signals and is latched at the positive edges of
CLK. When RAS# and CS# are asserted "LOW" and CAS# is asserted "HIGH," either
the BankActivate command or the Precharge command is selected by the WE# signal.
When the WE# is asserted "HIGH," the BankActivate command is selected and the
bank designated by BA is turned on to the active state. When the WE# is asserted
"LOW," the Precharge command is selected and the bank designated by BA is switched
to the idle state after the precharge operation.
CAS# Input Column Address Strobe: The CAS# signal defines the operation commands in
conjunction with the RAS# and WE# signals and is latched at the positive edges of
CLK. When RAS# is held "HIGH" and CS# is asserted "LOW," the column access is
started by asserting CAS# "LOW." Then, the Read or Write command is selected by
asserting WE# "LOW" or "HIGH."
WE# Input Write Enable: The WE# signal defines the operation commands in conjunction with the
RAS# and CAS# signals and is latched at the positive edges of CLK. The WE# input is
used to select the BankActivate or Precharge command and Read or Write command.
LDQM, Input Data Input/Output Mask: Controls output buffers in read mode and masks
UDQM Input data in write mode.

DQ0-DQ15 Input / Data I/O: The DQ0-15 input and output data are synchronized with the positive edges
Output of CLK. The I/Os are maskabled during Reads and Writes.
NC - No Connect: These pins should be left unconnected.
VDDQ Suply DQ Power: Provide isolated power to DQs for improved noise immunity.
( 3.3V± 0.3V )
VSSQ Supply DQ Ground: Provide isolated ground to DQs for improved noise immunity.
(0V)
VDD Supply Power Supply: +3.3V ± 0.3V
VSS Supply Ground

Operation Mode
Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 4
shows the truth table for the operation commands.
Table 4. Truth Table (Note (1), (2))
Command State CKEn-1 CKEn DQM BA0,1 A10 A0-9,12 CS# RAS# CAS# WE#
BankActivate Idle(3) H X X V Row address L L H H
BankPrecharge Any H X X V L X L L H L
PrechargeAll Any H X X X H X L L H L
Write Active(3) H X V V L Column L H L L
address
Write and AutoPrecharge Active(3) H X V V H (A0 ~ A8) L H L L
Read Active(3) H X V V L Column L H L H
address
Read and Autoprecharge Active(3) H X V V H (A0 ~ A8) L H L H
Mode Register Set Idle H X X OP code L L L L
No-Operation Any H X X X X X L H H H
Burst Stop Active(4) H X X X X X L H H L
Device Deselect Any H X X X X X H X X X
AutoRefresh Idle H H X X X X L L L H
SelfRefresh Entry Idle H L X X X X L L L H
SelfRefresh Exit Idle H X X X
L H X X X X
(SelfRefresh) L H H H
Clock Suspend Mode Entry Active H L X X X X H X X X
L V V V
Power Down Mode Entry Any(5) H X X X
H L X X X X
L H H H
Clock Suspend Mode Exit Active L H X X X X X X X X
Power Down Mode Exit Any L H X X X X H X X X
(PowerDown) L H H H
Data Write/Output Enable Active H X L X X X X X X X
Data Mask/Output Disable Active H X H X X X X X X X
Note: 1. V=Valid, X=Don't Care, L=Low level, H=High level
2. CKEn signal is input level when commands are provided.
CKEn-1 signal is input level one clock cycle before the commands are provided.
3. These are states of bank designated by BA signal.
4. Device state is 1, 2, 4, 8, and full page burst operation.
5. Power Down Mode can not enter in the burst operation.
When this command is asserted in the burst cycle, device state is clock suspend mode.

Commands
1 BankActivate
(RAS# = "L", CAS# = "H", WE# = "H", BAs = Bank, A0-A12 = Row Address)
The BankActivate command activates the idle bank designated by the BA0, 1 signals. By latching the
row address on A0 to A12 at the time of this command, the selected row access is initiated. The read or
write operation in the same bank can occur after a time delay of tRCD(min.) from the time of bank activation.
A subsequent BankActivate command to a different row in the same bank can only be issued after the
previous active row has been precharged (refer to the following figure). The minimum time interval between
successive BankActivate commands to the same bank is defined by tRC(min.). The SDRAM has four internal
banks on the same chip and shares part of the internal circuitry to reduce chip area; therefore it restricts the
back-to-back activation of the two banks. tRRD(min.) specifies the minimum time required between activating
different banks. After this command is used, the Write command and the Block Write command perform the
no mask write operation.
T0 T1 T2 T3 Tn+3 Tn+4 Tn+5 Tn+6
CLK
Bank A Bank A Bank B Bank A
ADDRESS Row Addr. Col Addr. Row Addr. Row Addr.
RAS# - CAS# delay(tRCD) RAS# - RAS# delay time(tRRD)
COMMAND Bank A
Activate
NOP NOP R/W A with
AutoPrecharge
Bank B
Activate
NOP NOP
Bank A
Activate
RAS# - Cycle time(tRC)
AutoPrecharge
Begin Don’t Care
Figure 3. BankActivate Command Cycle (Burst Length = n)
2 BankPrecharge command
(RAS# = "L", CAS# = "H", WE# = "L", BAs = Bank, A10 = "L", A0-A9, A11 and A12 = Don't care)
The BankPrecharge command precharges the bank disignated by BA signal. The precharged bank is
switched from the active state to the idle state. This command can be asserted anytime after tRAS(min.) is
satisfied from the BankActivate command in the desired bank. The maximum time any bank can be active is
specified by tRAS(max.). Therefore, the precharge function must be performed in any active bank within
tRAS(max.). At the end of precharge, the precharged bank is still in the idle state and is ready to be activated
again.
3 PrechargeAll command
(RAS# = "L", CAS# = "H", WE# = "L", BAs = Don’t care, A10 = "H", A0-A9, A11 and A12 = Don't care)
The PrechargeAll command precharges all banks simultaneously and can be issued even if all banks
are not in the active state. All banks are then switched to the idle state.
4 Read command
(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "L", A0-A8 = Column Address)
The Read command is used to read a burst of data on consecutive clock cycles from an active row in
an active bank. The bank must be active for at least tRCD(min.) before the Read command is issued. During
read bursts, the valid data-out element from the starting column address will be available following the
CAS# latency after the issue of the Read command. Each subsequent data-out element will be valid by the
next positive clock edge (refer to the following figure). The DQs go into high-impedance at the end of the
burst unless other command is initiated. The burst length, burst sequence, and CAS# latency are
determined by the mode register, which is already programmed. A full-page burst will continue until
terminated (at the end of the page it will wrap to column 0 and continue).

T0 T1 T2 T3 T4 T5 T6 T7 T8
CLK
COMMAND READ A NOP NOP NOP NOP NOP NOP NOP NOP
CAS# Latency=2 DOUT A0 DOUT A1 DOUT A2 DOUT A3

tCK2, DQ

tCK3, DQ
Figure 4. Burst Read Operation (Burst Length = 4, CAS# Latency = 2, 3)
The read data appears on the DQs subject to the values on the DQM inputs two clocks earlier (i.e.
DQM latency is two clocks for output buffers). A read burst without the auto precharge function may be
interrupted by a subsequent Read or Write command to the same bank or the other active bank before the
end of the burst length. It may be interrupted by a BankPrecharge/ PrechargeAll command to the same
bank too. The interrupt coming from the Read command can occur on any clock cycle following a previous
Read command (refer to the following figure).
T0 T1 T2 T3 T4 T5 T6 T7 T8
CLK
COMMAND READ A READ B NOP NOP NOP NOP NOP NOP NOP
CAS# Latency=2 DOUT A0 DOUT B0 DOUT B1 DOUT B2 DOUT B3

tCK2, DQ
CAS# Latency=3 DOUT A0 DOUT B0 DOUT B1 DOUT B2 DOUT B3
tCK3, DQ
Figure 5. Read Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)
The DQM inputs are used to avoid I/O contention on the DQ pins when the interrupt comes from a
Write command. The DQMs must be asserted (HIGH) at least two clocks prior to the Write command to
suppress data-out on the DQ pins. To guarantee the DQ pins against I/O contention, a single cycle with
high-impedance on the DQ pins must occur between the last read data and the Write command (refer to the
following three figures). If the data output of the burst read occurs at the second clock of the burst write, the
DQMs must be asserted (HIGH) at least one clock prior to the Write command to avoid internal bus
contention.
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9
CLK
DQM
Bank A
COMMAND NOP NOP
Activate
NOP NOP READ A WRITE A NOP NOP NOP
CAS# Latency=2 DIN A0 DIN A1 DIN A2 DIN A3

tCK2, DQ
Figure 6. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)

T0 T1 T2 T3 T4 T5 T6 T7 T8
CLK
DQM
COMMAND NOP NOP READ A NOP NOP WRITE B NOP NOP NOP
CAS# Latency=2
DIN B0 DIN B1 DIN B2 DIN B3
tCK2, DQ
Must be Hi-Z before
the Write Command
Don’t Care
Figure 7. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)
T0 T1 T2 T3 T4 T5 T6 T7 T8
CLK
DQM
COMMAND NOP READ A NOP NOP NOP NOP WRITE B NOP NOP
CAS# Latency=3
DOUT A0 DIN B0 DIN B1 DIN B2
tCK3, DQ
Must be Hi-Z before
the Write Command
Don’t Care
Figure 8. Read to Write Interval (Burst Length ≧ 4, CAS# Latency = 3)
A read burst without the auto precharge function may be interrupted by a BankPrecharge/ PrechargeAll
command to the same bank. The following figure shows the optimum time that BankPrecharge/
PrechargeAll command is issued in different CAS# latency.
T0 T1 T2 T3 T4 T5 T6 T7 T8
CLK
Bank, Bank
ADDRESS Col A
Bank (s)
Row
tRP
COMMAND READ A NOP NOP NOP Precharge NOP NOP Activate NOP

tCK2, DQ
tCK3, DQ
Figure 9. Read to Precharge (CAS# Latency = 2, 3)

5 Read and AutoPrecharge command
(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "H", A0-A8 = Column Address)
The Read and AutoPrecharge command automatically performs the precharge operation after the read
operation. Once this command is given, any subsequent command cannot occur within a time delay of
{tRP(min.) + burst length}. At full-page burst, only the read operation is performed in this command and the
auto precharge function is ignored.
6 Write command
(RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "L", A0-A8 = Column Address)
The Write command is used to write a burst of data on consecutive clock cycles from an active row in
an active bank. The bank must be active for at least tRCD(min.) before the Write command is issued. During
write bursts, the first valid data-in element will be registered coincident with the Write command.
Subsequent data elements will be registered on each successive positive clock edge (refer to the following
figure). The DQs remain with high-impedance at the end of the burst unless another command is initiated.
The burst length and burst sequence are determined by the mode register, which is already programmed. A
full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).
T0 T1 T2 T3 T4 T5 T6 T7 T8
CLK
COMMAND NOP WRITE A NOP NOP NOP NOP NOP NOP NOP
DQ DIN A0 DIN A1 DIN A2 DIN A3 don’t care
The first data element and the write

are registered on the same clock edge
Figure 10. Burst Write Operation (Burst Length = 4)

A write burst without the auto precharge function may be interrupted by a subsequent Write,
BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt coming
from Write command can occur on any clock cycle following the previous Write command (refer to the
following figure).
T0 T1 T2 T3 T4 T5 T6 T7 T8
CLK
COMMAND NOP WRITE A WRITE B NOP NOP NOP NOP NOP NOP
DQ DIN A0 DIN B0 DIN B1 DIN B2 DIN B3
Figure 11. Write Interrupted by a Write (Burst Length = 4)

The Read command that interrupts a write burst without auto precharge function should be issued one
cycle after the clock edge in which the last data-in element is registered. In order to avoid data contention,
input data must be removed from the DQs at least one clock cycle before the first read data appears on the
outputs (refer to the following figure). Once the Read command is registered, the data inputs will be ignored
and writes will not be executed.

T0 T1 T2 T3 T4 T5 T6 T7 T8
CLK
COMMAND NOP WRITE A READ B NOP NOP NOP NOP NOP NOP
CAS# Latency=2 DIN A0 don’t care DOUT B0 DOUT B1 DOUT B2 DOUT B3

tCK2, DQ
CAS# Latency=3 DIN A0 don’t care don’t care DOUT B0 DOUT B1 DOUT B2 DOUT B3
tCK3, DQ
Input data must be removed from the DQ at
least one clock cycle before the Read data
appears on the outputs to avoid data contention
Figure 12. Write Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)

The BankPrecharge/PrechargeAll command that interrupts a write burst without the auto precharge
function should be issued m cycles after the clock edge in which the last data-in element is registered, where m
equals tWR/tCK rounded up to the next whole number. In addition, the DQM signals must be used to mask input
data, starting with the clock edge following the last data-in element and ending with the clock edge on which the
BankPrecharge/PrechargeAll command is entered (refer to the following figure).
T0 T1 T2 T3 T4 T5 T6 T7
CLK
DQM
tRP
COMMAND WRITE NOP NOP Precharge NOP NOP Activate NOP
Bank
ADDRESS Col n
Bank (s) ROW
tWR
DIN DIN
DQ n N+1
Don’t Care
Note: The DQMs can remain low in this example if the length of the write burst is 1 or 2.
Figure 13. Write to Precharge
7 Write and AutoPrecharge command

(RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "H", A0-A8 = Column Address)
The Write and AutoPrecharge command performs the precharge operation automatically after the write
operation. Once this command is given, any subsequent command can not occur within a time delay of
{(burst length -1) + tWR + tRP(min.)}. At full-page burst, only the write operation is performed in this command
and the auto precharge function is ignored.
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9
CLK
Bank A Bank A
COMMAND Activate
NOP NOP WRITE A
Auto Precharge NOP NOP NOP NOP NOP
Activate
tDAL
DQ DIN A0 DIN A1
tDAL=tWR+tRP Begin AutoPrecharge

Bank can be reactivated at
completion of tDAL
Figure 14. Burst Write with Auto-Precharge (Burst Length = 2)

8 Mode Register Set command (RAS# = "L", CAS# = "L", WE# = "L", A0-A12 = Register Data)
The mode register stores the data for controlling the various operating modes of SDRAM. The Mode
Register Set command programs the values of CAS# latency, Addressing Mode and Burst Length in the
Mode register to make SDRAM useful for a variety of different applications. The default values of the Mode
Register after power-up are undefined; therefore this command must be issued at the power-up sequence.
The state of pins A0~A9 and A12 in the same cycle is the data written to the mode register. Two clock
cycles are required to complete the write in the mode register (refer to the following figure). The contents of
the mode register can be changed using the same command and the clock cycle requirements during
operation as long as all banks are in the idle state.
Table 5. Mode Register Bitmap
BA1 BA0 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
RFU* 0 RFU* WBL Test Mode CAS# Latency BT Burst Length
A9 Write Burst Mode A8 A7 Test Mode A3 Burst Type

0 Burst 0 0 Normal 0 Sequential
1 Single Bit 1 0 Vendor Use Only 1 Interleave
0 1 Vendor Use Only
A6 A5 A4 CAS# Latency A2 A1 A0 Burst Length

0 0 0 Reserved 0 0 0 1
0 0 1 Reserved 0 0 1 2
0 1 0 2 clocks 0 1 0 4
0 1 1 3 clocks 0 1 1 8
1 0 1 Reserved 1 1 1 Full Page (Sequential)
All other Reserved All other Reserved
*Note: RFU (Reserved for future use) should stay “0” during MRS cycle.
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10
CLK
CKE
tMRD
CS#
RAS#
CAS#
WE#
BA0,1
A10
Address Key
A0-A9,
A11-A12
DQM
tRP
Hi-Z
DQ
PrechargeAll Mode Register Any

Set Command Command
Don’t Care
Figure 15. Mode Register Set Cycle

• Burst Length Field (A2~A0)
This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length
to be 2, 4, 8, or full page.
Table 6. Burst Length Field
A2 A1 A0 Burst Length
0 0 0 1
0 0 1 2
0 1 0 4
0 1 1 8
1 0 0 Reserved
1 0 1 Reserved
1 1 0 Reserved
1 1 1 Full Page
Full Page Length: 512
• Burst Type Field (A3)

The Addressing Mode can be one of two modes, Interleave Mode or Sequential Mode. Sequential Mode
supports burst length of 1, 2, 4, 8, or full page, but Interleave Mode only supports burst length of 4 and 8.
Table 7. Addressing Mode Select Field
A3 Burst Type
0 Sequential
1 Interleave
• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 8. Burst Definition
Start Address
Burst Length Sequential Interleave
A2 A1 A0
X X 0 0, 1 0, 1
2
X X 1 1, 0 1, 0
X 0 0 0, 1, 2, 3 0, 1, 2, 3
X 0 1 1, 2, 3, 0 1, 0, 3, 2
4
X 1 0 2, 3, 0, 1 2, 3, 0, 1
X 1 1 3, 0, 1, 2 3, 2, 1, 0
0 0 0 0, 1, 2, 3, 4, 5, 6, 7 0, 1, 2, 3, 4, 5, 6, 7
0 0 1 1, 2, 3, 4, 5, 6, 7, 0 1, 0, 3, 2, 5, 4, 7, 6
0 1 0 2, 3, 4, 5, 6, 7, 0, 1 2, 3, 0, 1, 6, 7, 4, 5
0 1 1 3, 4, 5, 6, 7, 0, 1, 2 3, 2, 1, 0, 7, 6, 5, 4
8
1 0 0 4, 5, 6, 7, 0, 1, 2, 3 4, 5, 6, 7, 0, 1, 2, 3
1 0 1 5, 6, 7, 0, 1, 2, 3, 4 5, 4, 7, 6, 1, 0, 3, 2
1 1 0 6, 7, 0, 1, 2, 3, 4, 5 6, 7, 4, 5, 2, 3, 0, 1
1 1 1 7, 0, 1, 2, 3, 4, 5, 6 7, 6, 5, 4, 3, 2, 1, 0
n, n+1, n+2, n+3, …511, 0,
Full page location = 0-511 Not Support
1, 2, … n-1, n, …

• CAS# Latency Field (A6~A4)
This field specifies the number of clock cycles from the assertion of the Read command to the first read data.
The minimum whole value of CAS# Latency depends on the frequency of CLK. The minimum whole value
satisfying the following formula must be programmed into this field.
tCAC(min) ≤ CAS# Latency X tCK
Table 9. CAS Latency
A6 A5 A4 CAS# Latency
0 0 0 Reserved
0 0 1 Reserved
0 1 0 2 clocks
0 1 1 3 clocks
1 X X Reserved
• Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.
Table 10. Test Mode
A8 A7 Test Mode
0 0 normal mode
0 1 Vendor Use Only
1 X Vendor Use Only
• Write Burst Length (A9)

This bit is used to select the write burst mode. When the A9 bit is "0", the Burst-Read-Burst-Write mode is
selected. When the A9 bit is "1", the Burst-Read-Single-Write mode is selected.
Table 11. Write Burst Length
A9 Write Burst Mode
0 Burst-Read-Burst-Write
1 Burst-Read-Single-Write
Note: A10 and BA0, 1 should stay “L” during mode set cycle.
9 No-Operation command
(RAS# = "H", CAS# = "H", WE# = "H")
The No-Operation command is used to perform a NOP to the SDRAM which is selected (CS# is Low).
This prevents unwanted commands from being registered during idle or wait states.
10 Burst Stop command

(RAS# = "H", CAS# = "H", WE# = "L")
The Burst Stop command is used to terminate either fixed-length or full-page bursts. This command is
only effective in a read/write burst without the auto precharge function. The terminated read burst ends after
a delay equal to the CAS# latency (refer to the following figure). The termination of a write burst is shown in
the following figure.

T0 T1 T2 T3 T4 T5 T6 T7 T8
CLK
Burst
COMMAND READ A NOP NOP NOP
Stop
NOP NOP NOP NOP
The burst ends after a delay equal to the CAS# Latency

tCK2, DQ

tCK3, DQ
Figure 16 .Termination of a Burst Read Operation (Burst Length ＞ 4, CAS# Latency = 2, 3)
T0 T1 T2 T3 T4 T5 T6 T7 T8
CLK
Burst
COMMAND NOP WRITE A NOP NOP
Stop
NOP NOP NOP NOP
DQ DIN A0 DIN A1 DIN A2 don’t care
Figure 17 .Termination of a Burst Write Operation (Burst Length = X)

11 Device Deselect command (CS# = "H")
The Device Deselect command disables the command decoder so that the RAS#, CAS#, WE# and
Address inputs are ignored, regardless of whether the CLK is enabled. This command is similar to the No
Operation command.
12 AutoRefresh command
(RAS# = "L", CAS# = "L", WE# = "H", CKE = "H", A0-A12 = Don't care)
The AutoRefresh command is used during normal operation of the SDRAM and is analogous to
CAS#-before-RAS# (CBR) Refresh in conventional DRAMs. This command is non-persistent, so it must be
issued each time a refresh is required. The addressing is generated by the internal refresh controller. This
makes the address bits a "don't care" during an AutoRefresh command. The internal refresh counter
increments automatically on every auto refresh cycle to all of the rows. The refresh operation must be
performed 8192 times within 64ms. The time required to complete the auto refresh operation is specified by
tRC(min.). To provide the AutoRefresh command, all banks need to be in the idle state and the device must
not be in power down mode (CKE is high in the previous cycle). This command must be followed by NOPs
until the auto refresh operation is completed. The precharge time requirement, tRP(min), must be met before
successive auto refresh operations are performed.
13 SelfRefresh Entry command

(RAS# = "L", CAS# = "L", WE# = "H", CKE = "L", A0-A12 = Don't care)
The SelfRefresh is another refresh mode available in the SDRAM. It is the preferred refresh mode for
data retention and low power operation. Once the SelfRefresh command is registered, all the inputs to the
SDRAM become "don't care" with the exception of CKE, which must remain LOW. The refresh addressing
and timing is internally generated to reduce power consumption. The SDRAM may remain in SelfRefresh
mode for an indefinite period. The SelfRefresh mode is exited by restarting the external clock and then
asserting HIGH on CKE (SelfRefresh Exit command).

14 SelfRefresh Exit command
This command is used to exit from the SelfRefresh mode. Once this command is registered, NOP or
Device Deselect commands must be issued for tXSR(min.) because time is required for the completion of
any bank currently being internally refreshed. If auto refresh cycles in bursts are performed during normal
operation, a burst of 8192 auto refresh cycles should be completed just prior to entering and just after
exiting the SelfRefresh mode.
15 Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L")
When the SDRAM is operating the burst cycle, the internal CLK is suspended (masked) from the
subsequent cycle by issuing this command (asserting CKE "LOW"). The device operation is held intact
while CLK is suspended. On the other hand, when all banks are in the idle state, this command performs
entry into the PowerDown mode. All input and output buffers (except the CKE buffer) are turned off in the
PowerDown mode. The device may not remain in the Clock Suspend or PowerDown state longer than the
refresh period (64ms) since the command does not perform any refresh operations.
16 Clock Suspend Mode Exit / PowerDown Mode Exit command (CKE= "H")
When the internal CLK has been suspended, the operation of the internal CLK is reinitiated from the
subsequent cycle by providing this command (asserting CKE "HIGH", the command should be NOP or
deselect). When the device is in the PowerDown mode, the device exits this mode and all disabled buffers
are turned on to the active state. tPDE (min.) is required when the device exits from the PowerDown mode.
Any subsequent commands can be issued after one clock cycle from the end of this command.
17 Data Write / Output Enable, Data Mask / Output Disable command (DQM = "L", "H")
During a write cycle, the DQM signal functions as a Data Mask and can control every word of the input
data. During a read cycle, the DQM functions as the controller of output buffers. DQM is also used for
device selection, byte selection and bus control in a memory system.

Table 12. Absolute Maximum Rating
Symbol Item Rating Unit Note
VIN, VOUT Input, Output Voltage - 0.5 ~ 4.6 V 1
VDD, VDDQ Power Supply Voltage -0.5 ~ 4.6 V 1
TA Ambient Temperature 0 ~ 70 °C 1
TSTG Storage Temperature - 65 ~ 150 °C 1
TSOLDER Soldering Temperature (10 second) 260 °C 1
PD Power Dissipation 1 W 1
IOUT Short Circuit Output Current 50 mA 1
Table 13. Recommended D.C. Operating Conditions (TA = 0~70°C)

Symbol Parameter Min. Typ. Max. Unit Note
VDD Power Supply Voltage 3.0 3.3 3.6 V 2
VDDQ Power Supply Voltage(for I/O Buffer) 3.0 3.3 3.6 V 2
VIH LVTTL Input High Voltage 2.0 3.0 VDDQ +0.3 V 2
VIL LVTTL Input Low Voltage - 0.3 0 0.8 V 2
Input Leakage Current µA
IIL - 10 － 10
( 0V ≤ VIN ≤ VDD, All other pins not under test = 0V )
Output Leakage Current µA
IOL - 10 － 10
Output disable, 0V ≤ VOUT ≤ VDDQ)
LVTTL Output "H" Level Voltage V
VOH 2.4 －－
( IOUT = -2mA )
LVTTL Output "L" Level Voltage V
VOL －－ 0.4
( IOUT = 2mA )
Table 14. Capacitance (VDD = 3.3V, f = 1MHz, TA = 25°C)

Symbol Parameter Min. Max. Unit
CI Input Capacitance 2.5 5 pF
CI/O Input/Output Capacitance 4 6.5 pF
Note: These parameters are periodically sampled and are not 100% tested.

Table 15. D.C. Characteristics (VDD = 3.3V ± 0.3V, TA = 0~70°C)
Symbol -5 -6 -7
Description/Test condition Unit Note
Max.
Operating Current
tRC ≥ tRC(min), Outputs Open IDD1 110 100 100 3
One bank active
Precharge Standby Current in non-power down mode
tCK = 15ns, CS# ≥ VIH(min), CKE ≥ VIH IDD2N 45 40 40
Input signals are changed every 2clks
Precharge Standby Current in non-power down mode
IDD2NS 30 30 30
tCK = ∞, CLK ≤ VIL(max), CKE ≥ VIH
Precharge Standby Current in power down mode
IDD2P 5 5 5
tCK = 15ns, CKE ≤ VIL(max)
Precharge Standby Current in power down mode
IDD2PS 5 5 5
tCK = ∞, CKE ≤ VIL(max) mA
Active Standby Current in non-power down mode
tCK = 15ns, CKE ≥ VIH(min), CS# ≥ VIH(min) IDD3N 65 65 65
Input signals are changed every 2clks
Active Standby Current in non-power down mode
IDD3NS 45 45 45
CKE ≥ VIH(min), CLK ≤ VIL(max), tCK = ∞
Operating Current (Burst mode)
tCK =tCK(min), Outputs Open, Multi-bank interleave IDD4 150 150 150 3, 4
Refresh Current
IDD5 200 200 200 3
tRC ≥ tRC(min)
Self Refresh Current
CKE ≤ 0.2V ; for other inputs VIH≧VDD - 0.2V, VIL ≤ 0.2V IDD6 6 6 6

Table 16. Electrical Characteristics and Recommended A.C. Operating Conditions
(VDD = 3.3V±0.3V, TA = 0~70°C) (Note: 5, 6, 7, 8)
-5 -6 -7
Symbol A.C. Parameter Unit Note
Min. Max. Min. Max. Min. Max.
tRC Row cycle time
55 - 60 - 63 -
(same bank)
tRFC Refresh cycle time 55 - 60 - 63 -
tRCD RAS# to CAS# delay
15 - 18 - 21 -
(same bank)
tRP Precharge to refresh/row activate command
(same bank) 15 - 18 - 21 -
tRRD Row activate to row activate delay
10 - 12 - 14 -
(different banks)
tMRD Mode register set cycle time 10 - 12 - 14 -
tRAS Row activate to precharge time
40 120K 42 120K 49 120K
(same bank)
tWR Write recovery time 10 - 12 - 14 -
ns
CL* = 2 10 - 12 - 12 -
tCK Clock cycle time 9
CL* = 3 5 - 6 - 7 -
tCH Clock high time 2 - 2.5 - 2.5 - 10
tCL Clock low time 2 - 2.5 - 2.5 - 10
Access time from CLK CL* = 2 - - - - - 6.5
tAC 10
(positive edge) CL* = 3 - 4.5 - 5.4 - 5.4
tOH Data output hold time 2 - 2 - 2 - 9
tLZ Data output low impedance 0 - 0 - 0 -
tHZ Data output high impedance - 4.5 - 5.4 - 5.4 8
tIS Data/Address/Control Input set-up time 1.5 - 1.5 - 1.5 - 10
tIH Data/Address/Control Input hold time 1 - 1 - 1 - 10
tPDE Power Down Exit set-up time tIS+tCK - tIS+tCK - tIS+tCK -
tREFI Average Refresh interval time - 7.8 - 7.8 - 7.8 µs
tXSR Exit Self-Refresh to Read Command tRC+tIS - tRC+tIS - tRC+tIS - ns
* CL is CAS# Latency.
Note:
1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the
device.
2. All voltages are referenced to VSS. Overshoot VIH (Max) = VDDQ+2.0V for pulse width ≤ 3ns. Undershoot VIL (Min)
= -2.0V for pulse width ≤ 3ns.
3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the
minimum value of tCK and tRC. Input signals are changed one time during every 2 tCK.
4. These parameters depend on the output loading. Specified values are obtained with the output open.
5. Power-up sequence is described in Note 11.
6. A.C. Test Conditions

Table 17. LVTTL Interface
Reference Level of Output Signals 1.4V / 1.4V
Input Signal Levels 2.4V / 0.4V
Transition Time (Rise and Fall) of Input Signals 1ns
Reference Level of Input Signals 1.4V
3.3V 1.4V
1.2KΩ 50Ω
Output Output
Z0=50Ω
30pF 870Ω 30pF
Figure 18.1 LVTTL D.C. Test Load (A) Figure 18.2 LVTTL A.C. Test Load (B)
7. Transition times are measured between VIH and VIL. Transition (rise and fall) of input signals are in a fixed slope
(1 ns).
8. tHZ defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
9. If clock rising time is longer than 1 ns, (tR / 2 -0.5) ns should be added to the parameter.
10. Assumed input rise and fall time tT (tR & tF) = 1 ns
If tR or tF is longer than 1 ns, transient time compensation should be considered, i.e., [(tr + tf)/2 - 1] ns should be
added to the parameter.
11. Power up Sequence
Power up must be performed in the following sequence.
1) Power must be applied to VDD and VDDQ (simultaneously) when CKE= “LOW”, DQM= “HIGH” and all input
signals are held "NOP" state.
2) Start clock and maintain stable condition for minimum 200 µs, then bring CKE “HIGH” and, it is
recommended that DQM is held "HIGH" (VDD levels) to ensure DQ output is in high impedance.
3) All banks must be precharged.
4) Mode Register Set command must be asserted to initialize the Mode register.
5) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the device.
* The Auto Refresh command can be issue before or after Mode Register Set command

Timing Waveforms
Figure 19. AC Parameters for Write Timing (Burst Length=4)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK tCH
tCL
tIS
CKE tIS
tIH
Begin Auto Begin Auto
Precharge Bank A Precharge Bank B
CS#
RAS#
CAS#
WE#
BA0,1
tIH
A10 RAx RBx RAy
tIS
A0-A9, RAx CAx RBx CBx RAy CAy
A11-A12
DQM
tRCD tDAL
tRC tIS tWR
tIH
Hi-Z
DQ Ax0 Ax1 Ax2 Ax3 Bx0 Bx1 Bx2 Bx3 Ay0 Ay1 Ay2 Ay3
Activate Write with Activate Write with Activate Write Precharge

Command Auto Precharge Command Auto Precharge Command Command Command
Bank A Command Bank B Command Bank A Bank A Bank A
Bank A Bank B
Don’t Care

Figure 20. AC Parameters for Read Timing (Burst Length=2, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16

CLK
tCH tCL
CKE tIS
Begin Auto tIH
tIS Precharge Bank B
tIH
CS#
RAS#
CAS#
WE#
BA0,1
tIH
A10 RAx RBx RAy
tIS
A0-A9,
RAx CAx RBx CBx RAy
A11-A12
tRRD
tRAS
DQM tRC
tRCD tAC
tHZ tRP
tLZ
DQ Hi-Z Ax0 Ax1 Bx0 Bx1
tOH tHZ
Activate Read Activate Read with Precharge Activate

Command Command Command Auto Precharge Command Command
Bank A Bank A Bank B Command Bank A Bank A
Bank B
Don’t Care

Figure 21. Auto Refresh (Burst Length=4, CAS# Latency=2)
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx
A0-A9, RAx CAx

A11-A12
tRP tRC tRC tRCD
DQM
DQ Ax0 Ax1
Precharge All Auto Refresh Auto Refresh Activate Read

Command Command Command Command Command
Bank A Bank A
Don’t Care

Figure 22. Power on Sequence and Auto Refresh
CLK
CKE High Level

Minimum for 2 Refresh Cycles are required
Is reguired
CS#
RAS#
CAS#
WE#
BA0,1
A10
Address Key
A0-A9
A11-A12
DQM tRP tMRD
Hi-Z
DQ
Precharge All Any

Command 1st Auto Refresh(*) 2nd Auto Refresh(*)
Command
Command Command
Inputs must be Mode Register
Stable for Set Command
200µs
Don’t Care
Note(*): The Auto Refresh command can be issue before or after Mode Register Set command

Figure 23. Self Refresh Entry & Exit Cycle
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19
CLK
*Note 2 *Note 5 tXSR *Note 8
*Note 1
CKE *Note 3,4 tPDE

tIS tIH
tIS *Note 6
CS# *Note 7
RAS#
*Note 9
CAS#
WE#
BA0,1
A10
A0-A9,
A11-A12
DQM
Hi-Z Hi-Z
DQ
Self Refresh Entry Self Refresh Exit Auto Refresh
Don’t Care
Note: To Enter SelfRefresh Mode

1. CS#, RAS# & CAS# with CKE should be low at the same clock cycle.
2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
3. The device remains in SelfRefresh mode as long as CKE stays "low".
4. Once the device enters SelfRefresh mode, minimum tRAS is required before exit from SelfRefresh.
To Exit SelfRefresh Mode
5. System clock restart and be stable before returning CKE high.
6. Enable CKE and CKE should be set high for valid setup time and hold time.
7. CS# starts from high.
8. Minimum tXSR is required after CKE going high to complete SelfRefresh exit.
9. 8192 cycles of burst AutoRefresh is required before SelfRefresh entry and after SelfRefresh exit if the
system uses burst refresh.

Figure 24.1. Clock Suspension During Burst Read (Using CKE)
(Burst Length=4, CAS# Latency=2)
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx
A0-A9, RAx CAx

A11-A12
DQM
tHZ
Hi-Z
DQ Ax0 Ax1 Ax2 Ax3
Activate Read Clock Suspend Clock Suspend Clock Suspend

Command Command 1 Cycle 2 Cycles 3 Cycles
Bank A Bank A
Don’t Care

Figure 24.2. Clock Suspension During Burst Read (Using CKE)
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx
A0-A9, RAx CAx

A11-A12
DQM
tHZ
Hi-Z
DQ Ax0 Ax1 Ax2 Ax3
Activate Read Clock Suspend Clock Suspend Clock Suspend

Command Command 1 Cycle 2 Cycles 3 Cycles
Bank A Bank A
Don’t Care

Figure 25. Clock Suspension During Burst Write (Using CKE)
(Burst Length=4)
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx
A0-A9, RAx CAx

A11-A12
DQM
Hi-Z
DQ DAx0 DAx1 DAx2 DAx3
Activate Clock Suspend Clock Suspend Clock Suspend

Command 1 Cycle 2 Cycles 3 Cycles
Bank A Write
Command
Bank A Don’t Care

Figure 26. Power Down Mode and Clock Suspension (Burst Length=4, CAS# Latency=2)
CLK
tIH tIS tPDE
CKE
Valid
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx
A0-A9, RAx CAx

A11-A12
DQM
tHZ
Hi-Z
DQ Ax0 Ax1 Ax2 Ax3
ACTIVE PRECHARGE
Activate STANDBY Read Precharge STANDBY Power Down
Clock Suspension Clock Suspension
Command Command Command Mode Exit
Start End Any
Bank A Bank A Bank A
Power Down Power Down Command
Mode Entry Mode Exit Power Down
Mode Entry Don’t Care

Figure 27.1. Random Column Read (Page within same Bank)
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAw RAz
A0-A9, RAw CAw CAx CAy RAz CAz

A11-A12
DQM
Hi-Z
DQ Aw0 Aw1 Aw2 Aw3 Ax0 Ax1 Ay0 Ay1 Ay2 Ay3 Az0
Activate Read Read Read Precharge Activate Read

Command Command Command Command Command Command Command
Bank A Bank A Bank A Bank A Bank A Bank A Bank A
Don’t Care

Figure 27.2. Random Column Read (Page within same Bank)
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAw RAz
A0-A9, RAw CAw CAx CAy RAz CAz

A11-A12
DQM
Hi-Z
DQ Aw0 Aw1 Aw2 Aw3 Ax0 Ax1 Ay0 Ay1 Ay2 Ay3
Activate Read Read Read Precharge Activate Read

Bank A Bank A Bank A Bank A Bank A Bank A Bank A
Don’t Care

Figure 28. Random Column Write (Page within same Bank)
(Burst Length=4)
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10 RBw RBz
A0-A9, RBw CBw CBx CBy RBz CBz

A11-A12
DQM
Hi-Z
DQ DBw0 DBw1 DBw2 DBw3 DBx0 DBx1 DBy0 DBy1 DBy2 DBy3 DBz0 DBz1
Activate Write Write Write Precharge Activate Write

Bank B Bank B Bank B Bank B Bank B Bank B Bank B
Don’t Care

Figure 29.1. Random Row Read (Interleaving Banks)
CLK
CKE High
CS#
RAS#
CAS#
WE#
BA0,1
A10 RBx RAx RBy
A0-A9, RBx CBx RAx CAx RBy CBy

A11-A12
tAC
tRCD tRP
DQM
Hi-Z
DQ Bx0 Bx1 Bx2 Bx3 Bx4 Bx5 Bx6 Bx7 Ax0 Ax1 Ax2 Ax3 Ax4 Ax5 Ax6 Ax7
Activate Read Activate Read Activate Read

Command Command Command Command Command Command
Bank B Bank B Bank A Bank A Bank B Bank B
Precharge
Command
Bank B Don’t Care

Figure 29.2. Random Row Read (Interleaving Banks)
CLK
CKE High
CS#
RAS#
CAS#
WE#
BA0,1
A10 RBx RAx RBy
A0-A9, RBx CBx RAx CAx RBy CBy

A11-A12
tAC
tRCD tRP
DQM
Hi-Z
DQ Bx0 Bx1 Bx2 Bx3 Bx4 Bx5 Bx6 Bx7 Ax0 Ax1 Ax2 Ax3 Ax4 Ax5 Ax6 Ax7 By0
Activate Read Activate Read Precharge Activate Read Precharge

Command Command Command Command Command Command Command Command
Bank B Bank B Bank A Bank A Bank B Bank B Bank B Bank A
Don’t Care

Figure 30. Random Row Write (Interleaving Banks)
(Burst Length=8)
CLK
CKE High
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx RBx RAy
A0-A9, RAx CAx RBx CBx RAy CAy

A11-A12
tRCD tWR* tRP tWR*
DQM
Hi-Z
DQ DAx0 DAx1 DAx2 DAx3 DAx4 DAx5 DAx6 DAx7 DBx0 DBx1 DBx2 DBx3 DBx4 DBx5 DBx6 DBx7 DAy0 DAy1 DAy2 DAy3
Activate Write Activate Write Precharge Activate Write Precharge

Bank A Bank A Bank B Bank B Bank A Bank A Bank A Bank B
*tWR>tWR (min.) Don’t Care

Figure 31.1. Read and Write Cycle (Burst Length=4, CAS# Latency=2)
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx
A0-A9, RAx CAx CAy CAz

A11-A12
DQM
Hi-Z
DQ Ax0 Ax1 Ax2 Ax3 DAy0 DAy1 DAy3 Az0 Az1 Az3
Activate Read Write The Write Data Read The Read Data
Command Command Command is Masked with a Command is Masked with a
Bank A Bank A Bank A Zero Clock Bank A Two Clock
Latency Latency
Don’t Care

Figure 31.2. Read and Write Cycle (Burst Length=4, CAS# Latency=3)
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx

A11-A12
DQM
Hi-Z
DQ Ax0 Ax1 Ax2 Ax3 DAy0 DAy1 DAy3 Az0 Az1 Az3
Activate Read Write The Write Data The Read Data

Command Command Command is Masked with a is Masked with a
Bank A Bank A Bank A Zero Clock Two Clock
Read
Latency Latency
Command
Bank A Don’t Care

Figure 32.1. Interleaving Column Read Cycle (Burst Length=4, CAS# Latency=2)
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx RBx
A0-A9, RAx CAy RBx CBw CBx CBy CAy CBz

A11-A12
tRCD
DQM
tAC
Hi-Z
DQ Ax0 Ax1 Ax2 Ax3 Bw0 Bw1 Bx0 Bx1 By0 By1 Ay0 Ay1 Bz0 Bz1 Bz2 Bz3
Activate Read Activate Read Read Read Read Read Precharge Precharge
Command Command Command Command Command Command Command Command Command Command
Bank A Bank A Bank B Bank B Bank B Bank B Bank A Bank B Bank A Bank B
Don’t Care

Figure 32.2. Interleaved Column Read Cycle (Burst Length=4, CAS# Latency=3)
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx RBx
A0-A9, RAx CAx RBx CBx CBy CBz CAy

A11-A12
tRCD
DQM
tAC
Hi-Z
DQ Ax0 Ax1 Ax2 Ax3 Bx0 Bx1 By0 By1 Bz0 Bz1 Ay0 Ay1 Ay2 Ay3
Activate Read Read Read Read Read Precharge Precharge

Bank A Bank A Bank B Bank B Bank B Bank A Bank B Bank A
Activate
Command
Bank B Don’t Care

Figure 33. Interleaved Column Write Cycle (Burst Length=4)
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx RBw
A0-A9, RAx CAx RBw CBw CBx CBy CAy CBz

A11-A12
tRCD tWR tWR
DQM
tRRD>tRRD (min)
Hi-Z
DQ DAx0 DAx1 DAx2 DAx3 DBw0 DBw1 DBx0 DBx1 DBy0 DBy1 DAy0 DAy1 DBz0 DBz1 DBz2 DBz3
Activate Write Write Write Write Write Write Precharge

Bank A Bank A Bank B Bank B Bank B Bank A Bank B Bank B
Activate Precharge
Command Command
Bank B Bank A Don’t Care

Figure 34.1. Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=2)
CLK
High Begin Auto Begin Auto

CKE Precharge Precharge
Bank B Bank A
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx RBx RBy RAz
A0-A9, RAx CAx RBx CBx CAy RBy CBy RAz

A11-A12
tRP
DQM
Hi-Z
DQ Ax0 Ax1 Ax2 Ax3 Bx0 Bx1 Bx2 Bx3 Ay0 Ay1 Ay2 Ay3 By0 By1 By2
Activate Read Activate Read with Read with Activate Read with Activate
Command Command Command Auto Precharge Auto precharge Command Auto Precharge Command
Bank A Bank A Bank B Command Command Bank B Command Bank A
Bank B Bank A Bank B
Don’t Care

Figure 34.2. Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=3)
CLK

CKE High
Precharge Precharge
Bank B Bank A
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx RBx RBy
A0-A9, RAx CAx RBx CBx CAy RBy CBy

A11-A12
tRP
DQM
Hi-Z
DQ Ax0 Ax1 Ax2 Ax3 Bx0 Bx1 Bx2 Bx3 Ay0 Ay1 Ay2 Ay3 By0 By1 By2
Activate Read Read with Read with Activate Read with

Command Command Auto Precharge Auto Precharge Command Auto Precharge
Bank A Bank A Command Command Bank B Command
Activate Bank B Bank A Bank B
Command
Bank B Don’t Care

Figure 35. Auto Precharge after Write Burst (Burst Length=4)
CLK

CKE High
Precharge Precharge
Bank B Bank A
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx RBx RBy
A0-A9, RAx CAx RBx CBx CAy RBy CBy

A11-A12
tDAL
DQM
Hi-Z
DQ DAx0 DAx1 DAx2 DAx3 DBx0 DBx1 DBx2 DBx3 DAy0 DAy1 DAy2 DAy3 DBy0 DBy1 DBy2 DBy3
Activate Write Write with Write with Activate Write with

Command Command Auto Precharge Auto Precharge Command Auto Precharge
Bank A Bank A Command Command Bank B Command
Activate Bank B Bank A Bank B
Command
Bank B Don’t Care

Figure 36.1. Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=2)
CLK
CKE High
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx RBx RBy
A0-A9, RAx CAx RBx CBx RBy

A11-A12
tRP
DQM
Hi-Z
DQ Ax Ax+1 Ax+2 Ax-2 Ax-1 Ax Ax+1 Bx Bx+1 Bx+2 Bx+3 Bx+4 Bx+5 Bx+6
Activate Read Activate The burst counter wraps Read Precharge Activate
Command Command Command from the highest order Command Command Command
Bank A Bank A Bank B page address back to zero Bank B
Bank B Bank B
during this time interval
Full Page burst operation does not
terminate when the burst length is satisfied;
Burst Stop Don’t Care
Command
the burst counter increments and continues
Bursting beginning with the starting address

Figure 36.2. Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=3)
CLK
CKE High
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx RBx RBy

A11-A12
tRP
DQM
Hi-Z
DQ Ax Ax+1 Ax+2 Ax-2 Ax-1 Ax Ax+1 Bx Bx+1 Bx+2 Bx+3 Bx+4 Bx+5
Activate Read Activate Read Precharge Activate

Bank A Bank A Bank B Bank B Bank B Bank B
The burst counter wraps
from the highest order
page address back to zero
Burst Stop Don’t Care
Command
during this time interval
the burst counter increments and continues
Bursting beginning with the starting address

Figure 37. Full Page Write Cycle (Burst Length=Full Page)
CLK
CKE High
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx RBx RBy

A11-A12
DQM
Data is ignored
Hi-Z
DQ DAx DAx+1 DAx+2 DAx+3 DAx-1 DAx DAx+1 DBx DBx+1 DBx+2 DBx+3 DBx+4 DBx+5
Activate Write Activate Write Precharge Activate

Bank A Bank A Bank B Bank B Bank B Bank B
The burst counter wraps
Burst Stop
from the highest order
page address back to zero
Command Don’t Care
during this time interval the burst counter increments and continues
bursting beginning with the starting address

Figure 38. Byte Write Operation (Burst Length=4, CAS# Latency=2)
CLK
CKE High
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx

A11-A12
LDQM
UDQM
DQ0-DQ7 Ax0 Ax1 Ax2 DAy1 Day2 Az1 Az2
DQ8-DQ15 Ax1 Ax2 Ax3 DAy0 DAy1 DAy3 Az0 Az1 Az2 Az3
Activate Read Upper Byte Lower Byte Write Upper Byte Read
Command Command is masked is masked Command is masked Command Lower Byte Lower Byte
Bank A Bank A Bank A Bank A is masked is masked
Don’t Care

Figure 39. Random Row Read (Interleaving Banks)
CLK
Begin Auto Begin Auto Begin Auto Begin Auto

CKE High
Precharge Precharge Precharge Precharge
Bank B Bank A Bank B Bank A
CS#
RAS#
CAS#
WE#
BA0,1
A10 RBu RAu RBv RAv RBw
A0-A9, RBu CBu RAu CAu RBv CBv RAv CAv RBw
A11-A12
tRP tRP tRP
DQM
DQ Bu0 Bu1 Bu2 Bu3 Au0 Au1 Au2 Au3 Bv0 Bv1 Bv2 Bv3 Av0 Av1 Av2 Av3
Activate Activate Read Activate Read Activate

Activate
Command Command Bank A Command Bank A Command
Command
Bank B Read Bank A with Auto Bank A with Auto Bank B
Bank B
Bank B Precharge Read Precharge
with Auto Bank B
Precharge with Auto Don’t Care
Precharge

Figure 40. Full Page Random Column Read (Burst Length=Full Page, CAS# Latency=2)
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx RBx RBw
A0-A9, RAx RBx CAx CBx CAy CBy CAz CBz RBw
A11-A12
tRP
DQM
tRRD tRCD
Hi-Z
DQ Ax0 Ax1 Bx0 Ay0 Ay1 By0 By1 Az0 Az1 Az2 Bz0 Bz1 Bz2
Activate Activate Read Read Read Read Precharge Activate

Command Command Command Command Command Command Command Bank B Command
Bank A Bank B Bank B Bank B Bank A Bank B (Precharge Temination) Bank B
Read Read
Command Command
Bank A Bank A Don’t Care

Figure 41. Full Page Random Column Write (Burst Length=Full Page)
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx RBx RBw
A0-A9, RAx RBx CAx CBx CAy CBy CAz CBz RBw
A11-A12
tWR tRP
DQM
tRRD tRCD
Hi-Z
DQ DAx0 DAx1 DBx0 DAy0 DAy1 DBy0 DBy1 DAz0 DAz1 DAz2 DBz0 DBz1 DBz2
Activate Activate Write Write Write Write Precharge Activate

Command Command Command Command Command Command Command Bank B Command
Bank A Bank B Bank B Bank B Bank A Bank B (Precharge Temination) Bank B
Write Write
Command Write Data
Command
Bank A Bank A
are masked Don’t Care

Figure 42. Precharge Termination of a Burst
(Burst Length=4, 8 or Full Page, CAS# Latency=3)
CLK
CKE High
CS#
RAS#
CAS#
WE#
BA0,1
A10 RAx RAy RAz
A0-A9, RAx CAx RAy CAy RAz

A11-A12
tWR tRP tRP
DQM
DQ DAx0 DAx1 Ay0 Ay1 Ay2
Activate Write Precharge Activate Read Precharge Activate Precharge Termination

Command Command Command Command Command Command Command of a Read Burst
Bank B Bank A Bank A Bank A Bank A Bank A Bank A
Precharge Termination
of a Write Burst
Write Data are masked Don’t Care

Figure 43. 54 Pin TSOP II Package Outline Drawing Information
Dimension in inch Dimension in mm

Symbol
Min Nom Max Min Nom Max
A --- --- 0.047 --- --- 1.2
A1 0.002 --- 0.008 0.05 --- 0.2
A2 0.035 0.039 0.043 0.9 1.0 1.1
B 0.01 0.014 0.018 0.25 0.35 0.45
C 0.004 0.006 0.008 0.12 0.165 0.21
D 0.87 0.875 0.88 22.09 22.22 22.35
E 0.395 0.400 0.405 10.03 10.16 10.29
e --- 0.031 --- --- 0.8 ---
HE 0.455 0.463 0.471 11.56 11.76 11.96
L 0.016 0.02 0.024 0.4 0.5 0.6
L1 0.032 --- --- 0.84 ---
S --- 0.028 --- --- 0.71 ---
y --- --- 0.004 --- --- 0.1
θ 0° --- 8° 0° --- 8°

Em63a165ts v1

Uploaded by

Copyright:

Available Formats

Em63a165ts v1

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Em63a165ts v1

Uploaded by

Copyright:

Available Formats

EtronTech EM63A165TS

16M x 16 bit Synchronous DRAM (SDRAM)

Etron Technology, Inc.

Etron Confidential 2 Rev 1.4 Oct. 2009

BA1 BA0 Select Bank

Etron Confidential 3 Rev 1.4 Oct. 2009

Etron Confidential 4 Rev 1.4 Oct. 2009

Etron Confidential 5 Rev 1.4 Oct. 2009

RAS# - CAS# delay(tRCD) RAS# - RAS# delay time(tRRD)

RAS# - Cycle time(tRC)

Etron Confidential 6 Rev 1.4 Oct. 2009

CAS# Latency=2 DOUT A0 DOUT A1 DOUT A2 DOUT A3

CAS# Latency=3 DOUT A0 DOUT A1 DOUT A2 DOUT A3

CAS# Latency=2 DOUT A0 DOUT B0 DOUT B1 DOUT B2 DOUT B3

CAS# Latency=2 DIN A0 DIN A1 DIN A2 DIN A3

Figure 6. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)

Etron Confidential 7 Rev 1.4 Oct. 2009

Figure 7. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)

Figure 8. Read to Write Interval (Burst Length ≧ 4, CAS# Latency = 3)

CAS# Latency=2 DOUT A0 DOUT A1 DOUT A2 DOUT A3

Etron Confidential 8 Rev 1.4 Oct. 2009

DQ DIN A0 DIN A1 DIN A2 DIN A3 don’t care

The first data element and the write

Figure 10. Burst Write Operation (Burst Length = 4)

DQ DIN A0 DIN B0 DIN B1 DIN B2 DIN B3

Figure 11. Write Interrupted by a Write (Burst Length = 4)

Etron Confidential 9 Rev 1.4 Oct. 2009

CAS# Latency=2 DIN A0 don’t care DOUT B0 DOUT B1 DOUT B2 DOUT B3

Figure 12. Write Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)

COMMAND WRITE NOP NOP Precharge NOP NOP Activate NOP

7 Write and AutoPrecharge command

tDAL=tWR+tRP Begin AutoPrecharge

Figure 14. Burst Write with Auto-Precharge (Burst Length = 2)

Etron Confidential 10 Rev 1.4 Oct. 2009

A9 Write Burst Mode A8 A7 Test Mode A3 Burst Type

A6 A5 A4 CAS# Latency A2 A1 A0 Burst Length

PrechargeAll Mode Register Any

Etron Confidential 11 Rev 1.4 Oct. 2009

• Burst Type Field (A3)

• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Etron Confidential 12 Rev 1.4 Oct. 2009

• Test Mode field (A8~A7)

• Write Burst Length (A9)

10 Burst Stop command

Etron Confidential 13 Rev 1.4 Oct. 2009

The burst ends after a delay equal to the CAS# Latency

CAS# Latency=2 DOUT A0 DOUT A1 DOUT A2 DOUT A3

CAS# Latency=3 DOUT A0 DOUT A1 DOUT A2 DOUT A3

Figure 16 .Termination of a Burst Read Operation (Burst Length ＞ 4, CAS# Latency = 2, 3)

DQ DIN A0 DIN A1 DIN A2 don’t care

Figure 17 .Termination of a Burst Write Operation (Burst Length = X)

13 SelfRefresh Entry command

Etron Confidential 14 Rev 1.4 Oct. 2009

Etron Confidential 15 Rev 1.4 Oct. 2009

Table 13. Recommended D.C. Operating Conditions (TA = 0~70°C)

Table 14. Capacitance (VDD = 3.3V, f = 1MHz, TA = 25°C)

Etron Confidential 16 Rev 1.4 Oct. 2009

Etron Confidential 17 Rev 1.4 Oct. 2009

Etron Confidential 18 Rev 1.4 Oct. 2009