CLAA216WA01 Panal

Chunghwa Picture Tubes, Ltd.
Technical Specification
To :
Date : 2009/01/16
CPT TFT-LCD
CLAA 216WA01
ACCEPTED BY：
www.jxlcd.com
www.jxlcd.com
APPROVED BY CHECKED BY PREPARED BY
Product Planning
Joe Chou Jeffrey
Liu Management General
Division
Product Planning Management General Division

CHUNGHWA PICTURE TUBES, LTD.
1127 Hopin Rd., Padeh, Taoyuan, Taiwan 334, R.O.C.
TEL: +886-3-3675151 FAX: +886-3-377-3054
Doc. No: CLAA216WA01-TES-V1-20090116 Issue Date: 2009/01/16

CPT CHUNGHWA PICTURES TUBES, LTD.,
Table Of Content
NO Table of Content Note

1 OVERVIEW P.4
2 ABSOLUTE MAXIMUM RATINGS P.5
3 ELECTRICAL CHARACTERISTICS P.6
4 INTERFACE PIN CONNECTION P.12
5 INTERFACE TIMING P.14
6 BLOCK DIAGRAM P.19
7 MECHANICAL SPECIFICATION P.20
8 OPTICAL CHARACTERISTICS P.22
9 RELIABILITY TEST CONDITIONS P.25
www.jxlcd.com
www.jxlcd.com
CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116
Page: 2/25
1. OVERVIEW
CLAA216WA01 is 21.6” color TFT-LCD (Thin Film Transistor Liquid Crystal Display) module
composed of LCD panel, driver ICs, control circuit and backlight. By applying 8 bit digital data,
1366×768, 16.7M-color images are displayed on the 21.6” diagonal screen. Input power voltage is 5.0V
for LCD driving. Inverter for backlight is not included in this module. General specification is
summarized in the following table:
ITEM SPECIFICATION
Display Area(mm) 477.417 (H) ×268.416(V) (21.56-inch diagonal)
Number of Pixels 1366 (H) × 768(V)
Pixel Pitch(mm) 0.1165 (H) × 0.1165 (V)
Color Pixel Arrangement RGB vertical stripe
Display Mode Normally white, TN
Number of Colors 16.7M(6bits+Hi-FRC)
Brightness(cd/m^2) 350cd/m2 (Typ.)(center, 7.5mA)
Viewing Angle(H/V) 170/160 (Typ.)
Surface Treatment Anti-glare, 3H
Power consumption(W) 28.4(Typ.) (w/o Inverter)
Module Size(mm) 501(H)x297(V)x17.3(D) (Typ.)
Module Weight(g) 2600 (Typ.)
Backlight Unit CCFL, 4 tubes(top × 2/bottom × 2) , Edge light
www.jxlcd.com
www.jxlcd.com
Page: 3/25
2. ABSOLUTE MAXIMUM RATINGS

ITEM SYMBOL MIN. MAX. UNIT REMARK
Power Supply Voltage for LCD VCC 0 6 V
Lamp Voltage VL 760 930 Vrms
Lamp Current ILO 3 8 mArms
Lamp Frequency FL 40 80 kHz
VESDt -200 200 V
static electricity *5)
VESDc -8000 8000 V
Operation Temperature Top 0 50 ℃ *1). 2). 3). 6)
Storage Temperature Tstg -20 60 ℃ *1). 2). 3)
Delayed Discharge Time TD -- 1 sec *8)
[Note]
1).The relative temperature and humidity range are as below sketch, 90%RHMax.(Ta≦40℃).
2).The maximum wet bulb temperature ≦39℃(Ta＞40℃) and without dewing.
3).If you use the product in an environment which over the definition of temperature and humidity too
long to effect the result of eye-etching.
4).The life time of the lamp is related to the current of the lamp, so please according to the description
of the “(b) backlight” on page 7.
5).Test Condition: IEC 1000-4-2 VESDt: Contact discharge to input connector; VESDC: Contact
discharge to module
50℃.
www.jxlcd.com
6).If you operate the product in normal temperature range, the center surface of panel should be under
www.jxlcd.com
7).When lamp current is out of the absolute maximum range, the life will fall rapidly or shown
unusual sign.
IL min 2mA only for test only, but we can’t guarantee the lifetime and performance.
8).Delay lighting testing needs the volt above start voltage Vrms. Before the procedure tube needs
typical lighting for 1 minute and stay in the temperature 25±2℃ for 24 hours and then testing in the
same condition in dark room.
Page: 4/25
Relative humidity(%RH)
90 Operating Range
80
Storage Range
60
40
20
5
0 20 40 50 60
-20 Temperature (°C)
3. ELECTRICAL CHARACTERISTICS
(1).TFT-LCD Ta=25℃
www.jxlcd.com
www.jxlcd.com
ITEM
Power Supply Voltage for LCD
Power Supply Current for LCD
Permissive Ripple Voltage for Logic
SYMBOL
VCC
ICC
VRP
MIN
4.5
--
--
TYP MAX UNIT REMARK
5.0 5.5
500 1000
--
V
mA
*1)
*2)
100 mVp-p VCC=5.0V
Differential Resistance Zm 90 100 110 Ω
The same motion input Voltage VCM 1.125 1.25 1.375 V
Differential input Voltage ｜VID｜ 250 350 450 mV

LVDS:
IN+，IN- High electric potential threshold *3)
VTH - - 100 mV
voltage
Low electric potential threshold
VTL -100 - - mV
voltage
LCD Irush Current Irush - - 4 A *4)
Power consumption P - 5 7.5 W *2)
Page: 5/25
[Note]
*1)Power、data sequence
0.5ms＜t1＜10ms t4＞200ms t7＞1sec
0＜t2＜50ms 0＜t5＜50ms
t3＞250ms 0.01ms＜t6＜10ms
Vin=5.0V
4.5V 4.5V
data
LCD Power Supply
Logic Signal
0.5V 0.5V 0.5V
t1 t2 T5 T6 T7
VL
Backlight Power Supply
T3 T4
Data: RGB DATA, DCLK, DENA
VCC-dip conditions:
(1) When 3.6V≦Vcc(min)<4.5V: td≦10 ms
www.jxlcd.com
www.jxlcd.com
(2) When Vcc <3.6 V, VCC-dip conditions should also follow the VCC-turn-on conditions.
*2).The specified power supply current is under condition at VCC=5V，Ta=25±2℃，fv=60Hz，

whereas a power dissipation check pattern is displayed.
a. White pattern b. Black pattern c. RGB Stripe pattern
Page: 6/25
*3)LVDS signal definition
VID = VIN+ – VIN-， VIN＋：Positive Polarity differential DATA ＆ CLK input

△VCM = ｜VCM+–VCM-｜， VIN－：Negative Polarity differential DATA ＆ CLK input
△VID = ｜VID+–VID-｜，
VID+ = ｜VIH+–VIH-｜，
VID- = ｜VIL+–VIL-｜，
www.jxlcd.com
VCM = ( VIN++VIN- ) / 2，
www.jxlcd.com
VCM+ = ( VIH++VIH- ) / 2,
VCM- =( VIL++VIL- ) / 2
*4).Irush Measurement Condition
Page: 7/25
(2).Backlight
1. Electrical specification
ITEM SYMBOL MIN TYP MAX UNIT REMARK
IL=7.5mA
B/L Voltage VL 702 800 902 Vrms Ta=25℃
B/L Current IL 7.0 7.5 8.0 mArms *1) Ta=25℃
B/L operating current ILO 3 7.5 8.0 mArms *1) Ta=25℃
IL=7.5mA
B/L power consumption WL － 23.4 26.6 W
Ta=25℃
Inverter Frequency FI 40 50 60 kHz *2) Ta=25℃
Starting Lamp Voltage －－ 1770 Vrms Ta=0℃
VS
－－ 1530 Vrms Ta=25℃
www.jxlcd.com
www.jxlcd.com
2. Lamp life time
ITEM
Life time
ILO at 3.0 mA ILO at 7.5 mA ILO at 8.0 mA UNIT
Min. 50,000 Min. 50,000 Min. 35,000 Hr
REMARK
Rated time
－ Min.100,000 － time *4)
(turn on/off)
[Note] Inverter vendor: Sumida, model: TWS-400-9656
1) If the waveform of light up-driving is asymmetric, the distribution of mercury inside the lamp
tube will become unequally or will deplete the Ar gas in it. Then it may cause the abnormal
phenomenon of lighting-up. Therefore, designers have to try their best to fulfill the conditions
under the inverter designing-stage as below:
Page: 8/25
2) The lamp working current (Icyc) of any waveform of light up-driving can not over the maximum
of lamp typical current.(Icyc : Cycle RMS of oscilloscope)
*The property of single lamp
*Measure system: connector current meter with low voltage end
3) Lamp Current measurement method (The current meter is inserted in cold line)
CTL
A
www.jxlcd.com
www.jxlcd.com
LCD
CTH
CTL
A
CTH Power-
Module INVERTER
Supply
CTL
A
CTH
CTL
A
CTH
4) a. Frequency in this range can make the characteristics of electric and optics maintain in +/- 10%
except color coordinates.
b. Frequency in 50~60kHz can make characteristics of electric and optics better.
c. Frequency in 45~80kHz won’t damage the lifetime and reliability of lamp.
d. Lamp frequency of inverter may produce interference with horizontal(or vertical) synchronous
frequency,and this may cause horizontal beat on the display.Therefore, please adjust lamp
frequency, and keep inverter as far from module as possible or use electronic shielding between
Page: 9/25
inverter and module to avoid the interference.

5) Definition of the lamp life time：
a. Luminance (L) under 50% of specification.
b. Starting Lamp Voltage: over130% of the initial value. Ta=25℃
6) The condition of Turn-on and Turn-off operation is as below:
a. Lamp current is 7.5mA
b. Frequency is 10 sec.(on)/10 sec.(off)
c. Repeat it for 100 thousand times
d. The lamp hue variation must smaller than 0.03
e. It should not have motion fail when starting lamp voltage is lower than 130%of the initial
value.
7) For keeping good lighting situation, when design the inverter, it must be considered that the
voltage large than starting lamp voltage.
8) WL=IL x VL x 4。(IL=7.5mA，Ta=25℃)
9) The Starting Lamp Voltage (VS) of inverter must be driven large than one second.
10) The output voltage of inverter (Vn) must be the same phase of between any lamps.
11) The difference in voltage between any lamps (△V) must be smaller than 300V at the same time.
Example：∣△V∣＜300V，△V： = V1(t)-V2(t)
Vnrms − VL
≤ 15%
12)
www.jxlcd.com
www.jxlcd.com
VL ，n=1，2… 4，n：the number of lamp
△V
V1(t)
V2(t)
13) The lamp working current (Icyc) of any cycle of lighting driving wave can’t exceed maximum of
lamp standard working current (IL).Therefore, the inverter design should be avoided the state.
Page: 10/25
Note：
1. VL：The lamp voltage(typical) of the standard working current.
2. The lamp working current (Icyc) is defined the RMS of current cycle from the oscilloscope.
4. INTERFACE PIN CONNECTION

(1) CN1 Outlet connector: FI-XB30SSRL-HF16 (JAE) or compatible
PIN NO. REMARK FUNCTION

1 N.C. No Connection
4 GND Ground
5 Rx0- Data0-
6 Rx0+ Data0+
7 GND Ground
8 Rx1- Data1-
9 Rx1+ Data1+
10 GND Ground
11 Rx2- Data2-
www.jxlcd.com
www.jxlcd.com
12
13
14
15
Rx2+
GND
RxCLK-
RxCLK+
Data2+
Ground
Clock-
Clock+
16 GND Ground
17 Rx3- Data3-
18 Rx3+ Data3+
19 GND Ground
20 N.C. NC
21 LVDS Option* Select LVDS data format *3)
22 NC No Connection
23 GND Ground
24 GND Ground
25 GND Ground
26 Vcc Power supply input voltage(5.0 V)
*1) Keep the NC Pin and don’t connect it to GND or other signals.
*2) GND Pin must connect to the ground, don’t let it be a vacant pin.
Page: 11/25
*3)
LVDS OPTION PIN 21(DMS)
DMS(Pin 21) LVDS format
H/NC VESA Data format
L JEIDA
(2) CN2, 3, 4, 5 (BACKLIGHT)
CN2、CN3、CN4、CN5：BHSR-02VS-1 (JST)
<Mating connector: SM02B-BHSS-1-TB (JST)>
No. Pin Symbol Description
1 HV High Voltage Output for CCFL Lamp 1

CN2
2 LV Low Voltage Output for CCFL Lamp 1

CN3

CN4
www.jxlcd.com
www.jxlcd.com
CN5
Page: 12/25
5. INTERFACE TIMING
(1) Timing Characteristic
ITEM SYMBOL MIN. TYP. MAX. UNIT
Freq. fCLK 60 76 82 MHz
DCLK
Cycle tCLK 16.7 13.2 12.2 ns
Horizontal effective time tHA 1366 1366 1366 tCLK
Horizontal Horizontal blank time tHB 76 194 570 tCLK
LCD
Horizontal total time tH 1442 1560 1936 tCLK
Timing
DENA Vertical frame Rate Fr 57 60 63 Hz
Vertical total time tV 778 806 888 tH
Vertical
Vertical effective time tVA 768 768 768 tH
Vertical blank time tVB 10 38 120 tH
[Note]
*1) DENA (data enable) usually is positive
*2) DCLK still inputs during blanking
*3) LVDS transmitter IC: NT71679-00024(NVT)
*4) DE mode only
*5) It maybe cause flicker at 50Hz.
.
www.jxlcd.com
www.jxlcd.com
Page: 13/25
(2) LVDS Interface：LVDS Receiver：Tcon (LVDS Rx merged)
LVDS pin JEIDA-DATA Non-JEIDA-DATA

TxIN/RxOUT0 R2 R0
TxIN/RxOUT1 R3 R1
TxIN/RxOUT2 R4 R2
TxOUT/RxIN0 TxIN/RxOUT3 R5 R3
TxIN/RxOUT4 R6 R4
TxIN/RxOUT6 R7 R5
TxIN/RxOUT7 G2 G0
TxIN/RxOUT8 G3 G1
TxIN/RxOUT9 G4 G2
TxIN/RxOUT12 G5 G3
TxOUT/RxIN1 TxIN/RxOUT13 G6 G4
TxIN/RxOUT14 G7 G5
TxIN/RxOUT15 B2 B0
TxIN/RxOUT18 B3 B1
TxIN/RxOUT19 B4 B2
TxIN/RxOUT20 B5 B3
www.jxlcd.com
www.jxlcd.com
TxOUT/RxIN2
TxIN/RxOUT21
TxIN/RxOUT22
TxIN/RxOUT24
B6
B7
Hsync
B4
B5
Hsync
TxIN/RxOUT25 Vsync Vsync
TxIN/RxOUT26 DENA DENA
TxIN/RxOUT27 R0 R6
TxIN/RxOUT5 R1 R7
TxIN/RxOUT10 G0 G6
TxOUT/RxIN3 TxIN/RxOUT11 G1 G7
TxIN/RxOUT16 B0 B6
TxIN/RxOUT17 B1 B7
TxIN/RxOUT23 Reserved Reserved
(3). Timing Chart

a. Horizontal Timing
Page: 14/25
DCLK
First Data
DATA
Invalid Data 1 2 3 1365 1366 Invalid Data
(B)
Last Data
tHBP tHA t HFP
DENA
tH=1/fH
Hsync
thsync thsync
b. Vertical Timing Chart
HD
www.jxlcd.com
www.jxlcd.com
LINE DATA Invalid Data 1 2 3 767 768 Invalid Data
tVBP tVA tVFP
DENA
tV=1/fV
Vsync
tvsync tvsync
Page: 15/25
(4) LVDS DATA MAPPING
a. Non-JEIDA normal specification
1CLK
RXCLKIN
RXIN0 R1 R0 G0 R5 R4 R3 R2 R1 R0
RXIN1 G2 G1 B1 B0 G5 G4 G3 G2 G1
RXIN2 B3 B2 DENA Vsync Hsync B5 B4 B3 B2
RXIN3 R7 R6 Reserved B7 B6 G7 G6 R7 R6
PREVIOUS DATA for current CLK cycle NEXT
b. JEIDA specification
www.jxlcd.com
www.jxlcd.com
8bit LSB:R0,G0,B0
Parallel TTL Data Inputs Mapped to LVDS Outputs
Page: 16/25
Color Data Assignment

R DATA G DATA B DATA
COLOR INPUT DATA R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0
MSB LSB MSB LSB MSB LSB
BLACK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
RED(255) 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
GREEN(255) 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0
BASIC BLUE(255) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
COLOR CYAN 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
MAGENTA 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
YELLOW 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0
WHITE 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
RED(0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
RED(1) 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
RED(2) 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
RED
RED(254) 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
RED(255) 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
GREEN(0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
GREEN(1) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
GREEN(2) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
GREEN
www.jxlcd.com
www.jxlcd.com
GREEN(254)
GREEN(255)
BLUE(0)
BLUE(1)
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
BLUE(2) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0
BLUE
BLUE(254) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0
BLUE(255) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
[Note] 1) Definition of gray scale: Color (n): n indicates gray scale level; higher n means brighter level.
2) Data: 1-High, 0-Low.
3) For odd & even data also.
Page: 17/25
6. BLOCK DIAGRAM
TFT-LCD Module
CN2
Lamp Unit in Backlight
CN3
LVDS receiver 2ch
Timing Source Driver
CN1 I/F Connector
Controller
Gate Driver
LCD Panel
Power Supply 1366 X 3 X 768

Circuit
CN4
Lamp Unit in Backlight
CN5
www.jxlcd.com
www.jxlcd.com
Lamp Uint in Backlight
CCFL
CN2,4
2
CCFL
CN3,5
Page: 18/25
7. MECHANICAL SPECIFICATION
(1) Front side (Tolerance is ± 0.5mm unless noted) [Unit:mm]
www.jxlcd.com
www.jxlcd.com
Page: 19/25
(2)Rear side (Tolerance is ±0.5mm unless noted)
www.jxlcd.com
www.jxlcd.com
Page: 20/25
8. OPTICAL CHARACTERISTICS
Ta=25℃，VCC=5.0V
ITEM SYMBOL CONDITION MIN. TYP. MAX. UNIT REMARK
Contrast (CEN) CR θ=ψ﹦0° (800) -- -- *1) 2)
Luminance (CEN) L θ=ψ﹦0° 300 350 -- cd/m2 *1) 3)
9P Uniformity ΔL θ=ψ﹦0° 75 -- -- % *1) 3)
Response Time Tr+Tf θ=ψ﹦0° -- 5 8 ms *5)
Cross talk CT θ=ψ﹦0° -- -- 1 % *6)
Horizontal ψ 150 170 -- Deg.
CR≧10
Vertical θ 140 160 -- Deg.
View angle *4)
Horizontal ψ 150 170 -- Deg.
CR≧5
Vertical θ 150 170 -- Deg.
x 0.255 0.285 0.315
White
y 0.263 0.293 0.323
x (0.614) (0.644) (0.674)
Red Color
Color y (0.301) (0.331) (0.361)
θ=ψ﹦0° Coordin *3)
Coordinates x (0.243) (0.273) (0.303)
Green ates
y (0.558) (0.588) (0.618)
www.jxlcd.com
www.jxlcd.com
Gamut
Blue
x
y
CG θ=ψ﹦0°
(0.121)
(0.031)
70
(0.151)
(0.061)
72
(0.181)
(0.091)
%
Gamma γ VESA 2.0 2.2 2.4 -- *7)
[Note]
Color coordinate and color gamut are measured by SRUL1R, response time is measured by TRD-100,
and all the other items are measured by BM-5A (TOPCON). All these items are measured under the
dark room condition (no ambient light).
Measurement Condition: IL=7.5mA × 4
Inverter: Sumida, model: TWS-400-9656－－ , Frequency=50kHz.
Definition of these measurement items is as follows:
1) Setup of Measurement Equipment
The LCD module should be turn-on to a stable luminance level to be reached. The measurement
should be executed after lighting Backlight for 20 minutes and in a dark room.
Page: 21/25
2) Definition of Contrast Ratio

CR=ON (White) Luminance/OFF (Black) Luminance
3) Definition of Luminance and Luminance uniformity
Central luminance: The white luminance is measured at the center position “5” on the screen, see
Fig.1 below. And the measure time is 30 min after discharged.
below.
www.jxlcd.com
9P Luminance (AVG): The white luminance is measured at measuring points 1 to 9, see Fig.1
www.jxlcd.com
9P Uniformity: Δ L = (LMIN /LMAX) ×100%
384
683 (1366,768)
Page: 22/25
4).Definition of Viewing Angle (θ,ψ):
θ
φ
Upper
Left Right
Lower
5) Definition of Response Time:
White
90 % 90 %
Luminan
www.jxlcd.com
www.jxlcd.com Tr
10 %
Black
10 %
Tf
6) Definition of crosstalk:
CT=∣YB-YA∣/YA X 100 (%)
YA : The luminance of measured position at pattern A
YB : The luminance of measured position at pattern B with Gray level 0
Pattern A Pattern B
Page: 23/25
7) Definition of Gamma (γ), follow VESA standard sampling every 16 gray level (0,16,32,..224,240,255)
T輝
y =γx-k
%度
差
L
O
階調LOG
Gray level (LOG)
9. RELIABILITY TEST CONDITIONS

(1) Temperature and Humidity
TEST ITEMS CONDITIONS
HIGH TEMPERATURE 50℃; 90%RH; 240h
HIGH HUMIDITY OPERATION (No condensation)
HIGH TEMPERATURE 60℃; 90%RH; 48h
HIGH HUMIDITY STORAGE (No condensation)
www.jxlcd.com
www.jxlcd.com
HIGH TEMPERATURE OPERATION
HIGH TEMPERATURE STORAGE
LOW TEMPERATURE OPERATION
LOW TEMPERATURE STORAGE
50℃; 240h
60℃; 240h
0℃; 240h
-20℃; 240h
BETWEEN -20℃(1hr)AND 60℃(1hr); 100
THERMAL SHOCK
CYCLES
(2) Shock & Vibration

ITEMS CONDITIONS
Shock level:980m/s^2(100G)
SHOCK
Waveform: half sinusoidal wave, 2ms
(NON-OPERATIO
Number of shocks: one shock input in each direction of three
N)
mutually perpendicular axes for a total of six shock inputs
Vibration level: 9.8m/s^2(1.0G) zero to peak
Waveform: sinusoidal
VIBRATION
Frequency range: 5 to 500 Hz
(NON-OPERATIO
Frequency sweep rate: 0.5 octave/min
N)
Duration: one sweep from 5 to 500Hz in each of three mutually
perpendicular axis(each x,y,z axis: 1 hour, total 3 hours)
Page: 24/25
(3) ESD
POSITION CONDITION( MDL turn off)
1. 200 pF，0 Ω，±250 V
Connector
2. contact mode for each pin
1. 150 pF，330 Ω，±15K V
Module 2. Air mode, test 25 times for each test point
3. Contact mode, 25 times for each test point
(4) Low Pressure test

TEST ITEM CONDITION
Low Pressure test(storage) 260HPa (30000 ft.)；24 Hr
(5) Judgment standard

The judgment of the above test should be made as follow:
Pass: Normal display image with no obvious non-uniformity and no line defect. Partial
transformation of the module parts should be ignored.
Fail: No display image, obvious non-uniformity, or line defects.
www.jxlcd.com
www.jxlcd.com
Page: 25/25

CLAA216WA01 Panal

Uploaded by

Copyright:

Available Formats

CLAA216WA01 Panal

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

CLAA216WA01 Panal

Uploaded by

Copyright:

Available Formats

Chunghwa Picture Tubes, Ltd.

Product Planning Management General Division

Doc. No: CLAA216WA01-TES-V1-20090116 Issue Date: 2009/01/16

NO Table of Content Note

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

2. ABSOLUTE MAXIMUM RATINGS

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

Differential input Voltage ｜VID｜ 250 350 450 mV

Power consumption P - 5 7.5 W *2)

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

Backlight Power Supply

*2).The specified power supply current is under condition at VCC=5V，Ta=25±2℃，fv=60Hz，

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

*3)LVDS signal definition

VID = VIN+ – VIN-， VIN＋：Positive Polarity differential DATA ＆ CLK input

*4).Irush Measurement Condition

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

inverter and module to avoid the interference.

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

4. INTERFACE PIN CONNECTION

PIN NO. REMARK FUNCTION

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

(2) CN2, 3, 4, 5 (BACKLIGHT)

1 HV High Voltage Output for CCFL Lamp 1

1 HV High Voltage Output for CCFL Lamp 2

1 HV High Voltage Output for CCFL Lamp 3

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

(2) LVDS Interface：LVDS Receiver：Tcon (LVDS Rx merged)

LVDS pin JEIDA-DATA Non-JEIDA-DATA

(3). Timing Chart

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

b. Vertical Timing Chart

tVBP tVA tVFP

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

(4) LVDS DATA MAPPING

a. Non-JEIDA normal specification

RXIN2 B3 B2 DENA Vsync Hsync B5 B4 B3 B2

PREVIOUS DATA for current CLK cycle NEXT

Parallel TTL Data Inputs Mapped to LVDS Outputs

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

Color Data Assignment

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

Power Supply 1366 X 3 X 768

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

(2)Rear side (Tolerance is ±0.5mm unless noted)

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

2) Definition of Contrast Ratio

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

4).Definition of Viewing Angle (θ,ψ):

CPT Confidential CHUNGHWA PICTUER TUBES, LTD. CLAA216WA01-TES-V1-20090116

9. RELIABILITY TEST CONDITIONS

(2) Shock & Vibration