MOD2

SAI VIDYA INSTITUTE OF TECHNOLOGY
(Affiliated to VTU, Belagavi, Approved by AICTE, New Delhi and Gov t. of

Karnataka) Rajanukunte, Bengaluru-560064
Tel: 080-2846 8196, Fax: 2846 8193 / 98, Web: www.saividya.ac.in
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
EMBEDDED SYSTEMS(18EC62)
(As per Visvesvaraya Technological University Syllabus)
Compiled By:
Prof. Pavithra G S
Assistant Professor, Dept. of ECE
MODULE 2
ARM Cortex M3 Instruction Sets and Programming: Assembly basics, Instruction list and
description, Thumb and ARM instructions, Special instructions, Useful instructions, CMSIS,
Assembly and C language Programming
VISVESVARAYA TECHNOLOGICAL UNIVERSITY

BELAGAVI
2020-2021
ARM Cortex M3 Instruction Sets and Programming MODULE-2 (18EC62)
ARM CORTEX M3 INSTRUCTION SET
Assembly basics:
Registers
The Cortex™-M3 processor has registers R0 through R15 and a number of special registers. R0
through R12 are general purpose, but some of the 16-bit Thumb® instructions can only access
R0 through R7 (low registers), whereas 32-bit Thumb-2 instructions can access all these
registers. Special registers have predefined functions and can only be accessed by special register
access instructions.
General Purpose Registers R0 through R7
The R0 through R7 general purpose registers are also called low registers. They can be accessed
by all 16-bit Thumb instructions and all 32-bit Thumb-2 instructions. They are all 32 bits; the
reset value is unpredictable.
General Purpose Registers R8 through R12
The R8 through R12 registers are also called high registers. They are accessible by all Thumb-2
Instructions but not by all 16-bit Thumb instructions. These registers are all 32 bits; the reset
value is unpredictable.
SVIT,ECE DEPT Page 1 Prof. Pavithra.G.S , Asst. Professor

Assembler Language: Basic Syntax
In assembler code, the following instruction formatting is commonly used:

Label opcode operand1, operand2, ...; Comments
The label is optional. Some of the instructions might have a label in front of them so that the
address of the instructions can be determined using the label. Then, you will find the op-code
(the instruction) followed by a number of operands. Normally, the first operand is the destination
of the operation.
For example, immediate data are usually in the form #number, as shown
here:
MOV R0, #0Xff ; Set R0 = 0xFF (hexadecimal)
MOV R1, #'S' ; Set R1 = ASCII character S
MOV R2, #'V' ; Set R1 = ASCII character V
MOV R3, #'I' ; Set R1 = ASCII character I
MOV R4, #'T' ; Set R1 = ASCII character T
The text after each semicolon (;) is a comment. These comments do not affect the program
operation, but they can make programs easier for humans to understand.

Assembler Language: Moving Data

One of the most basic functions in a processor is transfer of data. In the Cortex-M3, data
transfers can be of one of the following types:
• Moving data between register and register
• Moving data between memory and register
• Moving data between special register and register
• Moving an immediate data value into a register
The command to move data between registers is MOV (move). For example, moving data from
register R3 to register R8 looks like this:
MOV R8, R3
Another instruction can generate the negative value of the original data; it is called MVN (move
negative).
The basic instructions for accessing memory are Load and Store.
Load (LDR) : Transfers data from memory to registers, and
Store (STR) : Transfers data from registers to memory.
The exclamation mark (!) in the instruction specifies whether the register Rd should be updated
after the instruction is completed.
For example, if R8 equals 0x8000:
STMIA.W R8!, {R0-R3} ; R8 changed to 0x8010 after store; (increment by 4 words)
STMIA.W R8 , {R0-R3} ; R8 unchanged after store
ARM processors also support memory accesses with preindexing and postindexing. For
preindexing, the register holding the memory address is adjusted. The memory transfer then
takes place with the updated address. For example,
LDR.W R0,[R1, #offset]! ; Read memory[R1+offset], with R1
; update to R1+offset

Two other types of memory operation are stack PUSH and stack POP. For example,
PUSH {R0, R4-R7, R9} ; Push R0, R4, R5, R6, R7, R9 into stack memory
POP {R2,R3} ; Pop R2 and R3 from stack

Usually a PUSH instruction will have a corresponding POP with the same register list, but this is
not always necessary. For example, a common exception is when POP is used as a function
return:
PUSH {R0-R3, LR} ; Save register contents at beginning of subroutine..Processing
POP {R0-R3, PC} ; restore registers and return
In this case, instead of popping the LR register back and then branching to the address in LR, we
POP the address value directly in the program counter. The Cortex-M3 has a number of special
registers.
To access these registers, we use the instructions MRS and MSR.

For example,
MRS R0, PSR ; Read Processor status word into R0
MSR CONTROL, R1 ; Write value of R1 into control register

Note :Unless you’re accessing the APSR, you can use MSR or MRS to access other special
registers only in Privileged mode.
Moving immediate data into a register is a common thing to do. For example, you might want to
access a peripheral register, so you need to put the address value into a register beforehand. For
small values (8 bits or less), you can use MOVS (move).
For example,
MOVS R0, #0x12 ; Set R0 to 0x12
For a larger value (over 8 bits), you might need to use a Thumb-2 move instruction. For example,
MOVW.W R0, #0x789A ; Set R0 to 0x789A
Or if the value is 32-bit, you can use two instructions to set the upper and lower halves:
MOVW.W R0,#0x789A ; Set R0 lower half to 0x789A
MOVT.W R0,#0x3456 ; Set R0 upper half to 0x3456.Now R0=0x3456789A
Assembler Language: Processing Data
The Cortex-M3 provides many different instructions for data processing. A few basic ones are
Introduced here. Many data operation instructions can have multiple instruction formats. For
example,an ADD instruction can operate between two registers or between one register and an
immediate data value:
ADD R0, R0, R1 ; R0 = R0 + R1
ADDS R0, R0, #0x12 ; R0 = R0 + 0x12
ADD.W R0, R1, R2 ; R0 = R1 + R2
These are all ADD instructions, but they have different syntaxes and binary coding. With the
traditional Thumb instruction syntax, when 16-bit Thumb code is used, an ADD instruction can
change the flags in the PSR. However, 32-bit Thumb-2 code can either change a flag or keep it
unchanged. To separate the two different operations, the S suffix should be used if the following
operation depends on the flags:

ADD.W R0, R1, R2 ; Flag unchanged

ADDS.W R0, R1, R2 ; Flag change
Multiplication 32bit instruction:

Logic Operation Instructions
Shift and Rotate Instructions:

Data Reverse Ordering Instructions:
Assembler Language: Call and Unconditional Branch
The most basic branch instructions are as follows:

B label ; Branch to a labeled address
BX reg ; Branch to an address specified by a register
In BX instructions, the LSB of the value contained in the register determines the next state
(Thumb/ARM) of the processor. In the Cortex-M3, because it is always in Thumb state, this bit
should be set to 1.

Flag Bits in APSR that Can Be Used for Conditional Branches

Conditions for Branches or Other Conditional Operations
The compare (CMP) instruction subtracts two values and updates the flags (just like SUBS), but
the result is not stored in any registers. CMP can have the following formats:
CMP R0, R1 ; Calculate R0 – R1 and update flag
CMP R0, #0x12 ; Calculate R0 – 0x12 and update flag
A similar instruction is the CMN (compare negative). It compares one value to the negative
(two’s complement) of a second value; the flags are updated, but the result is not stored in any
registers:
CMN R0, R1 ; Calculate R0 – (-R1) and update flag
CMN R0, #0x12 ; Calculate R0 – (-0x12) and update flag
The TST (test) instruction is more like the AND instruction. It ANDs two values and updates the
flags. However, the result is not stored in any register. Similarly to CMP, it has two input
formats:
TST R0, R1 ; Calculate R0 AND R1 and update flag

TST R0, #0x12 ; Calculate R0 AND 0x12 and update flag

Assembler Language: Combined Compare and Conditional Branch

With ARM architecture v7-M, two new instructions are provided on the Cortex-M3 to supply a
simple compare with zero and conditional branch operations. These are CBZ (compare and
branch if zero) and CBNZ (compare and branch if nonzero).
The compare and branch instructions only support forward branches. For example,
i = 5;
while (i != 0 )
{
func1(); call a function
i−−;
}
This can be compiled into the following:
MOV R0, #5 ; Set loop counter
loop1 CBZ R0,loop1exit ; if loop counter = 0 then exit the loop
BL func1 ; call a function
SUB R0, #1 ; loop counter decrement
B loop1 ; next loop
loop1exit
The usage of CBNZ is similar to CBZ, apart from the fact that the branch is taken if the Z flag is
not set (result is not zero). For example,
status = strchr(email_address, '@');
if (status == 0){//status is 0 if @ is not in email_address
show_error_message();
exit(1);
}
MSR and MRS:

These two instructions provide access to the special registers in the Cortex-M3. Here is the
syntax of these instructions:
MRS <Rn>, <SReg> ; Move from Special Register
MSR <SReg>, <Rn> ; Write to Special Register

A Typical Development Flow
Various software programs are available for developing Cortex-M3 applications. The concepts of
code Generation flow in terms of these tools are similar. For the most basic uses, you will need
assembler, a C compiler, a linker, and binary file generation utilities.
Example of a Simple C Program:
#define LED *((volatile unsigned int *)(0xDFFF000C))

int main (void)
{
int i; /* loop counter for delay function */
volatile int j; /* dummy volatile variable to prevent
C compiler from optimize the delay away */
while (1)
{
LED = 0x00; /* toogle LED */
for (i=0;i<10;i++) {j=0;} /* delay */
LED = 0x01; /* toogle LED */
for (i=0;i<10;i++) {j=0;} /* delay */
}
return 0;
}

MOD2

Uploaded by

Copyright:

Available Formats

MOD2

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

MOD2

Uploaded by

Copyright:

Available Formats

SAI VIDYA INSTITUTE OF TECHNOLOGY

(Affiliated to VTU, Belagavi, Approved by AICTE, New Delhi and Gov t. of

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

(As per Visvesvaraya Technological University Syllabus)

VISVESVARAYA TECHNOLOGICAL UNIVERSITY

ARM CORTEX M3 INSTRUCTION SET

SVIT,ECE DEPT Page 1 Prof. Pavithra.G.S , Asst. Professor

Assembler Language: Basic Syntax

In assembler code, the following instruction formatting is commonly used:

MOV R2, #'V' ; Set R1 = ASCII character V

MOV R3, #'I' ; Set R1 = ASCII character I

MOV R4, #'T' ; Set R1 = ASCII character T

SVIT,ECE DEPT Page 2 Prof. Pavithra.G.S , Asst. Professor

Assembler Language: Moving Data

STMIA.W R8 , {R0-R3} ; R8 unchanged after store

SVIT,ECE DEPT Page 3 Prof. Pavithra.G.S , Asst. Professor

POP {R2,R3} ; Pop R2 and R3 from stack

POP {R0-R3, PC} ; restore registers and return

SVIT,ECE DEPT Page 4 Prof. Pavithra.G.S , Asst. Professor

MRS R0, PSR ; Read Processor status word into R0

MSR CONTROL, R1 ; Write value of R1 into control register

Assembler Language: Processing Data

SVIT,ECE DEPT Page 5 Prof. Pavithra.G.S , Asst. Professor

ADD.W R0, R1, R2 ; Flag unchanged

Multiplication 32bit instruction:

SVIT,ECE DEPT Page 6 Prof. Pavithra.G.S , Asst. Professor

Logic Operation Instructions

Shift and Rotate Instructions:

SVIT,ECE DEPT Page 7 Prof. Pavithra.G.S , Asst. Professor

Data Reverse Ordering Instructions:

Assembler Language: Call and Unconditional Branch

The most basic branch instructions are as follows:

SVIT,ECE DEPT Page 8 Prof. Pavithra.G.S , Asst. Professor

Flag Bits in APSR that Can Be Used for Conditional Branches

SVIT,ECE DEPT Page 9 Prof. Pavithra.G.S , Asst. Professor

Conditions for Branches or Other Conditional Operations

TST R0, R1 ; Calculate R0 AND R1 and update flag

SVIT,ECE DEPT Page 10 Prof. Pavithra.G.S , Asst. Professor

Assembler Language: Combined Compare and Conditional Branch

MSR and MRS:

SVIT,ECE DEPT Page 11 Prof. Pavithra.G.S , Asst. Professor

A Typical Development Flow

Example of a Simple C Program:

#define LED *((volatile unsigned int *)(0xDFFF000C))

SVIT,ECE DEPT Page 12 Prof. Pavithra.G.S , Asst. Professor

You might also like

#define LED ((volatile unsigned int )(0xDFFF000C))