Computer Hardware

Download as pdf or txt
Download as pdf or txt
You are on page 1of 6

Computer Hardware

Multiple choice questions (a) OR-AND invert (OAI)


(b) AND-OR invert (AOI)
1. What are basic gates from the following? (c) Both AOI and OAI
(a) NOT (b) NAND (d) None of these
(c) AND (d) NOT, AND & OR 9. What is the standard form of DCVS logic?
2. When two inputs are ______, an XNOR produces
(a) Differential cascade Voltage Switch
an output.
(b) Differential cascade Voltage Static
(a) High (b) Low
(c) Differential Complex Voltage Switch
(c) Different (d) Same
(d) None of above
3. Choose the correct logic Gates that provide output
10. What are the advantages of static complementary
as 0 when both inputs are the same (either 0 or 1)
gates?
(a) XNOR (b) XOR
(a) Reliable (b) Not easy to use
(c) NOR (d) NAND
(c) Not reliable
4. Identify the universal gates from the following. (d) Reliable and easy to use
(a) NAND and NOR gates 11. How many terminals do Mos transistors have?
(b) NOT and XOR gates (a) 1 (b) 2
(c) AND and NOT gates (c) 3 (d) 4
(d) OR and XOR gates 12. What is the alternative form of canonical form?
5. In how many groups we can categorise the logical (a) Sum of products (b) Product of Sums
gates (c) Both (d) None of above
(a) 1 group (b) 2 group 13. What is the sum of product canonical forms also
(c) 3 group (d) 4 group & known as ?
6. Which Gate is represented by the output of the (a) Minterm expansion
logic circuit given below (b) Disjunctive Normal form

A
(c) Both

Q
(d) None of these
B 14. State the other name of the product of sums
canonical forms?
(a) OR (b) NOR (a) Maxterm expansion
(c) AND (d) NAND (b) Conjunctive Normal form
7. Identify the arithmetic gates from the following ? (c) Both
(a) NOT (d) None of these
(b) NAND and NOR 15. Identify the identity law?
(c) X-OR & X-NOR (a) a + 0 = 0 + a = a
(d) NOT, AND & OR (b) 1 + a = a + 1 = 1
8. Among the following which are the forms of (c) ab = ba
complex logic gates ? (d) a + (b + c) = (a + b) + c
16. Choose an example of dominance law? 27. From the logic diagram given above, where A
(a) a + 0 = 0 + a = a and B are inputs and X is the output, answer the
(b) 1 + a = a + 1 = 1 following questions:
(c) ab = ba
(d) a + (b + c) = (a + b) + c
17. Which of the following is an example of
distributive law?
(a) a + 0 = 0 + a = a
(b) 1 + a = a + 1 = 1 (a) The expression at (1) is:
(c) a + bc = (a + b)(a + c) (i) A’B (ii) AB
(d) a + (b + c) = (a + b) + c (iii) A (iv) B
18. Why do we use combinational Logic? (b) The expression at (2) is:
(a) Compute outputs (i) AB’ (ii) AB
(b) Compute new states (iii) A (iv) B
(c) Both (c) The Final expression is:
(d) None of above (i) A’B + AB’ (ii) A + AB
19. Which methods are used to represent negative (iii) AB + B (iv) AB + A
integer numbers? 28. From the logic diagram given above, where A, B
(a) 1’s complement (b) Sign magnitude and C are inputs and X is the output, answer the
following questions:
(c) 2’s complement (d) All of above
20. How many types of number systems are there?
(a) 1 (b) 2
(c) 3 (d) 4
21. For which number system the base is 16?
(a) Binary (b) Hexadecimal
(c) Decimal (d) Octal
22. How many characters are there in the American
(a) The expression at (1) is:
standard code for Information Interchange?
(i) BC (ii) AB
(a) 64 (b) 25
(iii) A (iv) B
(c) 128 (d) None of above
(b) The expression at (2) is:
23. Which number system has base 8?
(i) AC (ii) AB
(a) Binary (b) Hexadecimal
(iii) A (iv) B
(c) Decimal (d) Octal
(c) The expression at (3) is:
24. How many types of IC packages are there? (i) AB (ii) AC
(a) 1 (b) 2 (iii) A (iv) B
(c) 3 (d) 4 (d) The Final expression is:
25. Number of categories of ICs. (i) BC + AC + AB (ii) A + AB
(a) 1 (b) 2 (iii) AB + B (iv) AB + A
(c) 3 (d) 4
26. How many gates do vast scale integration contain? Fill in the blanks
(a) 100 gates 29. The one’s complement of Binary Number 1010 is
(b) 10,000 to 100,000 gates ________ .
(c) 10000 gates (a) 0101 (b) 1010
(d) None of above (c) 0110 (d) 1110
30. The 2’s complement of Binary Number 1010 is (c) Both data selector and data distributor
________ . (d) DeMultiplexer
(a) 0101 (b) 1010 40. With digital multiplexer with the proficiency of
(c) 0110 (d) 1110 large number of ___________ it is possible for an
31. Adders are used to calculate________ . enable input to undergo an expansion of MUX
(a) Addresses (b) Table indices ICs
(c) Increment and decrement operators (a) Inputs (b) Outputs
(d) All of above (c) Selection lines (d) Enable lines
32. Total number of inputs in a half adder is Match the following
__________
(a) 2 (b) 3 41. Match the columns:
(c) 4 (d) 1 Group A Group B
33. In _______ operation carry is obtained. 1. adder (i) Encoding
(a) Subtraction 2. Half adder (ii) 3 inputs and 2
(b) Addition outputs
(c) Multiplication 3. Full adder (iii) design circuits
(d) Both addition and subtraction 4. record music in the (iv) add two binary
recorder numbers
34. If A and B are the inputs of a half adder, the sum
is given by __________ (a) 1-(iv), 2-(iii), 3-(ii), 4-(i)
(a) A AND B (b) A OR B (b) 2-(iv), 3-(iii), 4-(ii), 1-(i)
(c) A XOR B (d) A EX-NOR B (c) 3-(iv), 4-(iii), 1-(ii), 2-(i)
35. If A and B are the inputs of a half adder, the carry (d) 4-(iv), 1-(iii), 2-(ii), 3-(i)
is given by __________ 42. Match the columns:
(a) A AND B (b) A OR B Group A Group B
(c) A XOR B (d) A EX-NOR B 1. OR gates in Decimal to BCD (i) yes
36. Devices which converts an input device state encoder
into a binary representation of one’s and zero’s is 2. OR gates in Octal to Binary (ii) 2^8
called as____________ encoder
(a) Encoder (b) Decoder 3. Combinations with 8-bit (iii) 3
encoder
(c) Multiplexer (d) Data Selector
4. Encoder be called a (iv) 4
37. A circuit that changes a code into a set of signals is
multiplexer
called __________.
(a) 1-(iv), 2-(iii), 3-(ii), 4-(i)
(a) Encoder (b) Decoder
(b) 2-(iv), 3-(iii), 4-(ii), 1-(i)
(c) Multiplexer (d) Data Selector
(c) 3-(iv), 4-(iii), 1-(ii), 2-(i)
38. Multiplexer is
(d) 4-(iv), 1-(iii), 2-(ii), 3-(i)

(a) Decoder that decodes several inputs and gives
an output 43. Match the columns:
(b) A device that converts many signals into one Group A Group B

(c) Takes one input and gives many outputs 1. Binary number 10101 (i) 1010
(d) A type of encoder that decodes several inputs 2. Inverter (ii) NAND
and gives an output 3. Digital circuits (iii) NOT gate
39. _________ combinational circuit is used to select 4. Decimal number 10 (iv) 21
a single input from multiple inputs & direct the (a) 1-(iv), 2-(iii), 3-(ii), 4-(i)
binary information to output line? (b) 2-(iv), 3-(iii), 4-(ii), 1-(i)
(a) Data Selector (c) 3-(iv), 4-(iii), 1-(ii), 2-(i)
(b) Data distributor (d) 4-(iv), 1-(iii), 2-(ii), 3-(i)
44. Match the columns:
Expression based questions
Group A Group B
1. One multiplexer (i) Strobe 46. X = B + AB + AB = ?
can replace (a) A + B (b) AB
2. select lines required (ii) 2 (c) AB (d) A + B
for 8-line-to-1-line 47. Complement form of A(B + C) (C + D) = ?
multiplexer (a) A + BC + DC = 1 (b) A + BC + CD
3. NOT gates required (iii) 3 (c) A + BC (d) A + BC + CD
for a 4-to-1 48. A + AB = ?
multiplexer? (a) A + B (b) A + B
4. enable input, also (iv) Several SSI (c) A + B (d) B + A
known as logic gates or 49. (A + B).(A + B ) = ?
combinational (a) B (b) A
logic circuits (c) A + B (d) AB
(a) 1-(iv), 2-(iii), 3-(ii), 4-(i) 50. The NAND gate output will be low if the 2 inputs
(b) 2-(iv), 3-(iii), 4-(ii), 1-(i) are
(c) 3-(iv), 4-(iii), 1-(ii), 2-(i) (a) 00 (b) 01
(c) 10 (d) 11
(d) 4-(iv), 1-(iii), 2-(ii), 3-(i)
51. Binary equivalent of Decimal number 368
45. Match the columns:
(a) 101110000 (b) 110110000
Group A Group B (c) 111010000 (d) 111100000
1. Simplest line decoder (i) Encoding 52. The number of control lines for an 8 – and - 1
2. Encoder that secure (ii) Rotary multiplexer is
online email addresses Encoder (a) 2 (b) 3
3. Encoder that converts (iii) Email
(c) 4 (d) 5
rotary positions to encoder
53. A.B + A.B + A.B = ?
electronic signals
(a) A + B (b) A.B
4. Converting received (iv) 1-2 line
messages to codewords decoder (c) A.B (d) A + B
54. (x + y) (x + z) = ?
(a) 1-(iv), 2-(iii), 3-(ii), 4-(i)
(a) x + yz (b) X
(b) 2-(iv), 3-(iii), 4-(ii), 1-(i)
(c) x + x(y + z) (d) x(1 + yz)
(c) 3-(iv), 4-(iii), 1-(ii), 2-(i)
55. Decimal equivalent of Binary number 11010 is
(d) 4-(iv), 1-(iii), 2-(ii), 3-(i) (a) 26 (b) 36
(c) 16 (d) 23

Answers

Multiple choice questions output level of the XNOR gate is high only when
both of its inputs are the same, either 0 or 1.
1. (d) NOT, AND & OR 3. (b) XOR
Explanation: Basic gates are called the AND gate, Explanation: XOR compares two input bits and
the OR gate, and the NOT gate. generates one output bit.
2. (d) Same 4. (a) NAND and NOR gates
Explanation: The XNOR gate is the complement Explanation: A universal gate is a logic gate
of the XOR gate. It is a hybrid gate. it is the which can implement any Boolean function
combination of the XOR gate and NOT gate. The without the need to use any other type of logic
gate. The NOR gate and NAND gate are universal Explanation: Domination Laws: The complement
gates. is used in the operations to form these laws. The
5. (c) 3 group idea behind these laws is that if the first number is
Explanation: All digital systems can be 1 then the negation of 1 is 0.
constructed by only three basic logic gates. These 17. (c) a + bc = (a + b)(a + c)
basic gates are called the AND gate, the OR gate, Explanation: Distributive Law states that the
and the NOT gate. multiplication of two variables and adding the
6. (d) NAND result with a variable will result in the same value
Explanation: NAND, is a NOT AND that yields as multiplication of addition of the variable with
true if any condition is false, and false if all individual variables. For example: A + BC = (A +
conditions are true. B) (A + C).
7. (c) X-OR & X-NOR 18. (c) Both
Explanation: The XOR output is asserted Explanation: combinational logic is a type of
whenever an odd number of inputs are asserted, digital logic which is implemented by Boolean
and the XNOR is asserted whenever an even circuits, where the output is a pure function of the
number of inputs are asserted. present input only.
8. (c) Both AOI and OAI 19. (d) All of above
Explanation: AOI gates are two-level compound 20. (d) 4
(or complex) logic functions constructed from the Explanation: four main types are :
combination of one or more AND gates followed
Binary number system (Base - 2)
by a NOR gate.The complement of AOI Logic is
OR-AND-Invert (OAI) logic where the OR gates Octal number system (Base - 8)
precede a NAND gate. Decimal number system (Base - 10)
9. (a) Differential cascade Voltage Switch Hexadecimal number system (Base - 16)
Explanation: Differential cascade voltage switch 21. (b) Hexadecimal
(DCVS) logic is a CMOS circuit technique that has Explanation: Hexadecimal Number System is one
potential advantages over conventional NAND/ the type of Number Representation techniques, in
NOR logic in terms of circuit delay, layout density, which there value of base is 16.
power dissipation, and logic flexibility.
22. (c) 128
10. (d) Reliable and easy to use
Explanation: ASCII is a 7-bit code, meaning that
11. (c) 3 128 characters (27) are defined.
Explanation: A MOS TRANSISTOR has three 23. (d) Octal
terminals. Gate; Drain; Source.
Explanation: The octal numeral system, or oct for
12. (c) Both
short, is the base-8 number system, and uses the
Explanation: Canonical Form – In Boolean digits 0 to 7.
algebra,Boolean function can be expressed as
24. (b) 2
Canonical Disjunctive Normal Form known as
minterm and some are expressed as Canonical 25. (b) 2
Conjunctive Normal Form known as maxterm . ... 26. (b) 10,000 to 100,000 gates
Boolean functions expressed as a sum of minterms Explanation: Vast scale integration contains over
or product of maxterms. 10,000 transistors.
13. (c) Both 27. (a) (i) A’B
14. (c) Both (b) (i) AB’
15. (a) a + 0 = 0 + a = a (c) (i) A’B + AB’
Explanation: The Identity Law is one of the 28. (a) (i) BC
Boolean Laws; it has two expressions: 1 AND A = (b) (i) AC
A And. 0 OR A = A (c) (i) AB
16. (b) 1 + a = a + 1 = 1 (d) (i) BC + AC + AB
Fill in the blanks Match the following

29. (a) 0101 41. (a) 1-(iv), 2-(iii), 3-(ii), 4-(i)


Explanation: Flip all the bits in the signed binary 42. (a) 1-(iv), 2-(iii), 3-(ii), 4-(i)
one›s complement representation (reverse the 43. (a) 1-(iv), 2-(iii), 3-(ii), 4-(i)
digits) - replace the bits set on 1 with 0s and the 44. (a) 1-(iv), 2-(iii), 3-(ii), 4-(i)
bits on 0 with 1s: 45. (a) 1-(iv), 2-(iii), 3-(ii), 4-(i)
!(1010) = 0101
Expression based questions
30. (c) 0110
Explanation: To get 2›s complement of binary 46. (a) A + B
number is 1›s complement of given number plus 47. (d) A + BC + CD
1 to the least significant bit (LSB). 48. (c) A + B
31. (d) All of above 49. (b) A
Explanation: An adder is a digital logic circuit in 50. (d) 11
electronics that is extensively used for the addition 51. (a) 101110000
of numbers. Explanation: 368/2 = 184, remainder is 0
32. (a) 2 184/2 = 92, remainder is 0
33. (b) Addition 92/2 = 46, remainder is 0
34. (c) A XOR B 46/2 = 23, remainder is 0
Explanation: The half adder circuit has two 23/2 = 11, remainder is 1
inputs: A and B, which add two input digits and 11/2 = 5, remainder is 1
generates a carry and a sum. 5/2 = 2, remainder is 1
35. (a) A AND B 2/2 = 1, remainder is 0
36. (a) Encoder 1/2 = 0, remainder is 1
Read from the bottom (MSB) to top (LSB) as
Explanation: An encoder is a sensor that detects
101110000.
rotation angle or linear displacement. Encoders
are used in devices that need to operate in high 52. (b) 3
speed and with high accuracy. Explanation: There are 3 control lines, for an 8 to
1 Multiplexer. The control signals are utilized to
37. (b) Decoder
steer any one of the eight inputs to the output.
Explanation: Decoder is a combinational circuit
53. (a) A + B
that has ‘n’ input lines and maximum of 2n output
54. (a) x + yz
lines.
Explanation: XX + XY + XZ + YZ = X(1 + Y + Z) +
38. (b) A device that converts many signals into one YZ = X + YZ
Explanation: A multiplexer (MUX) is a device that 55. (a) 26
can receive multiple input signals and synthesize Explanation: (11010)2 = (26)10
a single output signal in a recoverable manner for
Write down the binary number:
each input signal.
11010
39. (b) Data distributor Multiply each digit of the binary number by the
Explanation: A digital multiplexer is a corresponding power of two:
combinational circuit that selects one digital 1x24 + 1x23 + 0x22 + 1x21 + 0x20
information from several sources and transmits Solve the powers:
the selected information on a single output line
1x16 + 1x8 + 0x4 + 1x2 + 0x1 = 16 + 8 + 0 + 2 + 0
depending on the status of the select lines. That is
Add up the numbers written above:
why it is also known as a data selector.
16 + 8 + 0 + 2 + 0 = 26. This is the decimal equivalent
40. (a) Inputs
of the binary number 11010.

You might also like