Slua 929 A

Application Report
SLUA929A – April 2019 – Revised April 2019
Simple Solution for Input Filter Stability Issue in DC/DC

Converters
Zhang, Hao
ABSTRACT
Input filters are a common solution to conducted EMI challenges in DC/DC converters. The most common
form of EMI input filter is a simple π-type filter consisting of two capacitors and one inductor. The filter can
significantly attenuate the harmonics on the input power line, which means better conducted EMI
performance. It is well-known that the component values depend on the expected attenuation. However,
there must be more considerations since inappropriate values can cause oscillation on the input. Through
the introduction of a real-world design scenario, this application report shows the input oscillation
phenomenon, analyzes why the loop becomes unstable after applying the input filter, and discusses
methods to fix this issue.
Contents
1 Introduction ................................................................................................................... 2
2 Instability Analysis ........................................................................................................... 3
3 How to Fix Input Filter Stability Issue .................................................................................... 12
4 Summary .................................................................................................................... 15
5 References .................................................................................................................. 15
List of Figures
1 Schematic of LMR14050 Application Circuit with EMI filter (Vout = 5 V, Iout_max = 5 A) ............................... 2
2 Operating Waveform at VIN = 9 V, Iout = 5 A Without Input Filter ..................................................... 2
3 Operating Waveform at VIN = 9 V, Iout = 5 A with Input Filter .......................................................... 3
4 Input Port Power Characteristic of DC/DC Converter ................................................................... 3
5 Small Voltage Change Dividing at Entry of DC/DC Converter with Input Filter ..................................... 4
6 Typical Block Diagram of PCM Control Loop ............................................................................ 5
7 Bode Plot by MATLAB Modeling (VIN = 9 V, Vout = 5 V, Iout = 5 A) ................................................ 7
8 Bode Plot by Bench Test (VIN = 9 V, Vout = 5 V, Iout = 5 A) ............................................................ 7
9 Simple π-type Input Filter ................................................................................................... 7
10 Small Signal Equivalent Circuit Model for PCM DC/DC Circuitry ..................................................... 8
11 Plot of |Zo(s)|, |Zd(s)| and |Zn(s)| .......................................................................................... 9
12 Bode Plot of π-type Filter Correction Factor ............................................................................ 10
13 Bode Plot of Whole Open Loop Transfer Function with Input Filter ................................................. 11
14 Bode Plot Bench Test Result VIN = 9 V, Vout = 5 V, Iout = 2 A ........................................................ 12
15 Bode Plot Bench Test Result at VIN = 9 V, Vout = 5 V, Iout = 3 A ..................................................... 12
16 Damping the Filter Output Impedance .................................................................................. 12
17 Bode plot for |ZO(s)|, |ZD(s)| and |ZN(s)| with Damp .................................................................... 13
18 Bode Plot of Correction Factor w, Without Damp ...................................................................... 14
19 Operating Waveforms by Adding an Electrolytic Capacitor at VIN = 9 V, Iout = 5 A ............................... 14
20 Loop Bode Plot by Adding an Electrolytic Capacitor at VIN = 9 V, Iout = 5 A ....................................... 15
List of Tables
SLUA929A – April 2019 – Revised April 2019 Simple Solution for Input Filter Stability Issue in DC/DC Converters 1
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Introduction www.ti.com
1 LMR14050 Internal Loop Parameters ..................................................................................... 6

Trademarks
All trademarks are the property of their respective owners.
1 Introduction
LMR14050 is a 4-V to 40-V wide input voltage 5-A step down DC/DC converter. The schematic shown in
Figure 1 is designed to output 5 V at 5-A full loading based on the LMR14050. For better EMC
performance, a π-type input filter is applied on the input line.
Figure 1. Schematic of LMR14050 Application Circuit with EMI filter (Vout = 5 V, Iout_max = 5 A)
When the 9-V input voltage is applied across TP1 and TP2,(when the input filter is not involved in the
circuitry), it worked well as shown in Figure 2. When the input is applied on input terminal J1, the circuit
can work normally with the input filter in light loads. However, when the load current exceeded 3.5 A, the
circuit went unstable. Figure 3 shows the input oscillation clearly with bench test waveform.
Figure 2. Operating Waveform at VIN = 9 V, Iout = 5 A Without Input Filter
2 Simple Solution for Input Filter Stability Issue in DC/DC Converters SLUA929A – April 2019 – Revised April 2019
www.ti.com Instability Analysis
Figure 3. Operating Waveform at VIN = 9 V, Iout = 5 A with Input Filter
By comparing the waveforms before and after applying the EMI input filter, the problem was addressed as
an instability issue caused by the filter. It is clear that the poorly designed EMI input filter led to a stability
issue under some specific operating conditions. This application report aims at revealing this kind of
instability phenomenon, analyzing the root cause, and providing solutions for the stability issue caused by
π-type EMI filter.
2 Instability Analysis
2.1 Increment Input Impedance of dc/dc Converter

Before any DC/DC modeling effort and mathematical induction, try to understand the issue by intuition.
For the input power PIN and output power POUT of DC/DC converter, you have:
Pout K ˜ Pin (1)
Expend PIN and POUT and you have:
Vout ˜ Iout K˜ Vin ˜ Iin (2)
In a normal operation, the converter always keeps the VOUT constant. IOUT is also constant as long as the
load condition is unchanged. Figure 4 shows the input port power characteristic of the DC/DC converter.
IIN
Öi
op
slope
vÖ op
1/ (Increment impedance)
Steady
operating point
VIN
Figure 4. Input Port Power Characteristic of DC/DC Converter
Instability Analysis www.ti.com
When VIN rises up, supposing there is not much change on efficiency, input current IIN decreases. The
increment input impedance of the DC/DC, is defined as:
'Vin
Zinc
'Iin (3)
In the equation, ∆Vin is positive, while ∆Iin is negative, so the increment input impedance is actually a
negative value. Keep in mind that it is increment input impedance, which is only applicable for AC small
signal analysis.
With an input filter, small input voltage change observed at the entry of the converter is decided by simple
voltage dividing between output impedance of the filter and input impedance of the converter, as shown in
Figure 5.
(Output impedance of
Z filter the input filter)
VÖ source VÖ in
DC/DC Output
+
± Input Filter
GND (Increment input impedance
ZDC _ DC of the dc/dc converter)
Figure 5. Small Voltage Change Dividing at Entry of DC/DC Converter with Input Filter
Suppose V Ö and V Ö are the small signal of power supply voltage and input voltage observed by the
source in
DC/DC converter, respectively. Taking the positive and negative sign into consideration, you have:
Z in
VÖ in VÖ source ˜
Z filter Zin (4)
This means, if there is a positive disturbance on Vsource, the input voltage change observed by the C/DC
Ö can be negative, as long as |Zfilter| > |Zdc/dc|.
converter V
in
Physically, when VIN ramps up, from the view of steady state, the DC/DC converter must decrease the
duty cycle to maintain the voltage regulation. Equation 4 shows entry voltage of the DC/DC converter is
decreasing, so the converter tends to increase the duty cycle to keep the output voltage stable. It is
something like the DC/DC converter control loop is "cheated" by the division in Equation 4. The loop is too
confused to decrease or increase the duty cycle. This dilemma is the root cause for the stability issue
when input filter is involved in DC/DC converter circuitry.
2.2 PCM Control Loop Modeling

To analyze how the input filter affects the control loop theoretically, obtain the loop model first. Figure 6
shows the typical block diagram of the PCM control loop. Usually, the control loop model of DC/DC
converter can be split into two parts. One is power stage and the other is feedback stage. By multiplying
them together, the open loop transfer function can be obtained.
RFBT To Feedback
Error Amp VIN
± Power Stage
RFBB Comparator
+
Vc ±
Vref Ccomp d Control VOUT
R
+ Logic
& L
GND Croll S Q Cout
Gate Driver
Type II Rcomp Ro
Compensation Clock Rc
Network
Vramp
GND
+
Ri
Feedback Stage GND
Slope Compensation
Current Sense Gain
Figure 6. Typical Block Diagram of PCM Control Loop
Ö to VÖ )
In the power stage, the LMR14050 employs peak current mode control. The control to output (V
c out
transfers function for peak current mode control is:
vÖ o Ro (1 Zz )
Gdv (s) ˜
vÖ c Ro (1 Zp ) ˜ (1 ZL )
Ri ˜ (1 )
K m ˜ Ri
where
• Ro is the loading resistance
• Ri is the current sensing gain in the current loop
• Km is the modulator voltage gain (5)
This is given by:
VIN
Km
(Se Sn ) ˜ Ts
where
• Se is the slew rate for slope compensation which is design fixed inside the IC
VIN VO
• Sn is the slew rate of current sense signal, which is given by Sn Ri ˜ (6)
L
ωz is the zero formed by output capacitor ESR and output capacitance, ωp is the dominant pole formed by
loading resistance and capacitance, ωL is the inductor pole at the frequency where the inductor impedance
equals the current loop gain. These zero and poles are given by:
1
Zz
ESR ˜ Cout
1
Zp
Ro ˜ Cout
K m ˜ Ri
ZL
L (7)
In the feedback path, the LMR14050 employs a type II compensation network with a trans-conductance
Ö
error amplifier. The transfer function from V Ö is:
to V
out c
s
1
vÖ c Zz1
Gvd (s) ADC ˜
vÖ o s s
(1 ) ˜ (1 )
Zp1 Zp2
where
Vout
ADC REA ˜ gmEA ˜
• ADC is the DC gain of the feedback network given by Vin (8)
wz1 is the zero formed by Rcomp and Ccomp. wp1 is the pole formed by Rea and Ccomp, wp2 is the pole formed
by Rcomp and Croll. The zero and poles are given by:
1
Zz1
Rcomp ˜ Ccomp
1
Zp1
REA ˜ Ccomp
1
Zp2
Rcomp ˜ Croll (9)
The open loop transfer function can be obtained by multiplying the transfer function of power stage and
feedback. It can be written as:
s s
(1 ) 1
Ro Zz Zz1
G(s) ADC ˜ ˜ ˜
Ro s s s s
Ri ˜ (1 ) (1 ) ˜ (1 ) (1 ) ˜ (1 )
Km ˜ Ri Zp ZL Zp1 Zp2 (10)
Table 1 lists some of the internal loop parameters of the LMR14050. For other parameters needed for
modeling, refer to the schematic in Figure 1.
Table 1. LMR14050 Internal Loop Parameters

PARAMETERS DESCRIPTION VALUE
gmEA Trans-conductance amplifier gain 45 µA/V
REA Trans-conductance amplifier output equivalent resistance 10.5 MΩ
CEA Trans-conductance amplifier equivalent capacitance 400 fF
Ri Current sense gain 0.196 Ω
Modulator voltage gain (at working condition described in
Km 25.2
Section 1)
By substituting the parameters listed in Figure 1 and Table 1, the bode plot of the open loop transfer
function is drawn in Figure 7 (all the bode plots in this note are done with MATLAB R2017a). Figure 8
shows the bench test result for verification.
Figure 7. Bode Plot by MATLAB Modeling (VIN = 9 V, Vout = 5 V, Iout = 5 A)
75 180
50 120
Phase margin /degree

25 60
Gain /dB
0 0
-25 -60
-50 -120
-75 -180
1x102 2x102 5x102 1x103 2x103 5x103 1x104 2x104 5x104 1x105 2x105 5x105 1x106
Frequency /Hz
Figure 8. Bode Plot by Bench Test (VIN = 9 V, Vout = 5 V, Iout = 5 A)
2.3 Middlebrook’s Extra Element Theorem

The starting point to look into the impact of applying the EMI filter is Middlebrook’s extra element theorem.
Figure 9 shows a simple π-type input filter.
Input Power To DC/DC
L DCRL
C1 C2
ESRC1 ESRC2
GND GND
Figure 9. Simple π-type Input Filter
The input filter can be regard as an extra element of the converter circuit. According to the theorem, the
extra element changes the circuit loop characteristic, and the impact can be described by introducing a
correction factor into the original control to output transfer function of the circuit:
Zo _ filter (s)
1
ZN (s)
Gvd (s) Gvd (s) Zo _ filter (s) 0 ˜
Zo _ filter (s)
1
ZD (s)
where
• Gvd(s)|Zo_filter(s)=0 is the original control to output transfer function without input filter
• Zo_filter(s) is the output impedance of the input filter and is given by
(11)
ZD(s) is the open loop input impedance of the DC/DC circuit, while ZN(s) is the closed loop input
impedance. For the detail expression of ZD(s) and ZN(s), Ridley’s small signal equivalent circuit model
needs to be referred, as Figure 10 illustrated.
Power stage
Öi Öi L vÖ o
ZD (s) in - + L
Zi (s) |dÖ 0
Vin ˜ dÖ
1:D Cout
Zi (s) vÖ in +± Ri Ro
IL ˜ dÖ Rc
ZN (s)
Zi (s) |vÖ
in o 0
Feedback
K Network
GND
dÖ
PWM
modulator Fm
Sampling
Effect
+ He(s)*
Compensation
Network
-Av(s)
vÖ c
* Sampling effect can be described as two zeros at half switching frequency, which is much higher than bandwidth, so this
item is ignored in the following discussion.
Figure 10. Small Signal Equivalent Circuit Model for PCM DC/DC Circuitry
ZD(s) represents the open loop input impedance of the dc/dc circuit, defined by:
ZD (s) Zi (S) |dÖ 0
where
• Zi(s) is the input impedance of the DC/DC circuit
• d̂ is the small signal of duty cycle (12)
As the open loop condition, by setting d̂ =0, you have:
1
ZD (s) ˜ [ZL (s) Zo (s)]
D2
where
• ZL(s) is the inductor impedance
• ZO(s) is the impedance of Cout and Ro (13)
They are given by:
(14)
ZN(s) is the closed loop input impedance of the dc/dc circuit, defined by:
ZN (s) Zi (S) |vÖ 0
in
where
• vÖ in is the small signal of input voltage (15)
In the simplified model (but accurate enough for the analysis here), it is given by:
Ro
ZN (s)
D2 (16)
It must be noted that the accurate ZN(s) in current mode control loop is quite complicated and different
from the voltage mode control loop. For readers who are interested in accurate see the Understanding
and Applying Current-mode Control Theory Application Report for information on accurate ZN(s)
expression in the PCM circuit.
In the situation where the oscillation happened, by substituting the variables with parameters in Figure 1
and Table 1, |Zd(s)| and |Zn(s)| are plotted out in Figure 11.
|Zo(s)|
|ZD(s)|
|ZN(s)|
Figure 11. Plot of |Zo(s)|, |Zd(s)| and |Zn(s)|
The transfer function of correction factor can be written as:

Zo _ filter (s)
1
ZN (s)
Correction _ factor
Zo _ filter (s)
1
ZD (s) (17)
Figure 12 shows the bode plot for the correction factor.
Figure 12. Bode Plot of π-type Filter Correction Factor
Fluctuation can be recognized on both gain and phase curve around the L-C resonant frequency of input
filter. This is because the correction factor includes two poles and two right half plane zeros, so it shows a
dip and then a quick recovery around the input filter resonant frequency on the gain curve. While on the
phase curve, due to the zeros are in right half plane, it shows a 360⁰ degree phase shift in total.
The additional poles and zeros are further introduced into the control loop of the DC/DC circuitry.
According to the stability criterion for bode plot, a loop is stable only when it has a positive phase margin
at the frequency where gain curve crosses the zero. The fluctuation around input filter resonant frequency
may lead to violation to the stability criterion. In Section 2.4, you see how the corrector affects the DC/DC
circuitry.
2.4 Open Loop Transfer Function with Input Filter

Combining the control-to output-power stage together with the feedback stage, you are able to do the
bode plot for entire loop with the π-type input filter as Figure 13.
Figure 13. Bode Plot of Whole Open Loop Transfer Function with Input Filter
Compared with the bode plot with input filter shown in docato-extra-info-title (a) Bode plot by MATLAB
modeling(b) Bode plot by bench test Figure 8, the additional poles and zeros introduced by the π type
input filter changed the bode plot so much, that the loop no longer meets the stability criterion. The
fluctuation on the gain curve changed the gain curve crossover frequency and slew rate at the crossover
point. Phase shift also happened at the same frequency range, which made the situation even worse.
Judging from Equation 17, when the following inequalities are satisfied, the magnitude of correction factor
is more close to unity and the phase shift is smaller, then the less effect brought by the input filter.
| Zo (s) | | ZD (s) |
| Zo (s) | | ZN (s) | (18)
In other words, the high magnitude of |ZD(s)| and |ZN(s)| makes the loop tend to be unstable. By reviewing
the expression of ZN(s) in Equation 19, |ZN(s)| tends to decrease with a higher loading current and larger
duty cycle, so it is more difficult to satisfy the inequalities in Equation 18.
Ro
ZN (s)
D2 (19)
That is why the instability issue is more likely to happen under heavy loading and large duty cycle
condition after applying the poorly designed π-type input filter.
Actually, the issue described in Section 1 did not happen until the loading increased to 4 A. Figure 14 and
Figure 15 show the bench test result at 2 A and 3 A loading. It can be seen that the loop is being closer
and closer to unstable as the loading current increases.
How to Fix Input Filter Stability Issue www.ti.com
75 180
50 120

25 60
Gain /dB
0 0
-25 -60
-50 -120
-75 -180
1x102 2x102 5x102 1x103 2x103 5x103 1x104 2x104 5x104 1x105 2x105 5x105 1x106
Frequency /Hz
Figure 14. Bode Plot Bench Test Result VIN = 9 V, Vout = 5 V, Iout = 2 A
75 180
50 120

25 60
Gain /dB
0 0
-25 -60
-50 -120
-75 -180
1x102 2x102 5x102 1x103 2x103 5x103 1x104 2x104 5x104 1x105 2x105 5x105 1x106
Frequency /Hz
Figure 15. Bode Plot Bench Test Result at VIN = 9 V, Vout = 5 V, Iout = 3 A
3 How to Fix Input Filter Stability Issue

Based on previous discussion, it is known that there is sudden change on both the gain and phase curve
around the resonant frequency of Lfilter and Cfilter (the capacitor close to DC/DC input). The basic principle
to avoid the stability issue is to minimize the impact of correction factor introduced by the input filter. This
can be done from two perspectives as shown in Figure 16.
Solution B1:
Input Power Singal Electrolytic Capacitor To DC/DC
L DCRL
C1 C2
Cdamp Cdamp
or
ESRC1 ESRC2 ESR
Rdamp
Solution A:
GND GND GND GND
Keep filter resonant
frequency away from Solution B2:
that in power stage Ceramic Capacitor + Resistor
Figure 16. Damping the Filter Output Impedance
www.ti.com How to Fix Input Filter Stability Issue
Keep the resonant frequency of the filter away from the crossover frequency of the DC/DC loop. This
leaves more margin for the gain dip and phase shift around the resonant frequency of the filter, and
makes sure that the fluctuating gain and phase does not violate the stability criterion.
From the perspective of Equation 18, decreasing the output impedance of the filter is another way to solve
the problem. The simplest way to fix the issue is to apply a resistor in mid-frequency in parallel with the C2
in Figure 16 to damp the resonant of the input filter. This can be implemented by putting a capacitor with
large ESR (such as electrolytic capacitor) in parallel with C2. The capacitance is used to block the DC
power dissipation, and the ESR is used to damp filter output impedance in mid-frequency. For some
solution size sensitive or height limited applications, an electrolytic capacitor might be too large to be
assembled on the PCB board. A ceramic capacitor in series with a small resistor can be a good choice. By
doing this, |ZO| has a smaller value in mid-frequency, making the correction factor more close to unified
gain. Figure 17 shows the relationship among damped |ZO(s)|, |ZD(s)| and |ZN(s)| by adding a 47µF, 100
mΩ electrolytic capacitor. Figure 18 shows the comparison of the correction factor bode plots with and
without the damp.
Figure 17. Bode plot for |ZO(s)|, |ZD(s)| and |ZN(s)| with Damp
How to Fix Input Filter Stability Issue www.ti.com
Figure 18. Bode Plot of Correction Factor w, Without Damp
Figure 19 and Figure 20 show the operating waveforms and loop characteristic by applying a 47 µF
electrolytic capacitor with 100 mΩ ESR. With this solution, the DC/DC converter circuit in Figure 1 can
work well with any loading condition now.
Figure 19. Operating Waveforms by Adding an Electrolytic Capacitor at VIN = 9 V, Iout = 5 A
www.ti.com Summary
75 180
50 120

25 60
Gain /dB
0 0
-25 -60
-50 -120
-75 -180
1x102 2x102 5x102 1x103 2x103 5x103 1x104 2x104 5x104 1x105 2x105 5x105 1x106
Frequency /Hz
Figure 20. Loop Bode Plot by Adding an Electrolytic Capacitor at VIN = 9 V, Iout = 5 A
4 Summary
When designing an input filter for a DC/DC circuit, component values are sometimes selected only by the
calculation to get the needed attenuation. Actually it is not enough. This application report shows an input
oscillation example caused by a poorly designed input filter and provides insights to the instability and the
solutions for this kind of issue.
5 References
• Texas Instruments, 40 V, 5 A SIMPLE SWITCHER, 2.2 MHz Step-Down Regulator with 40 μA IQ Data
Sheet
• Texas Instruments, Current-Mode Modeling for Peak, Valley and Emulated Control Methods
Application Report
• Fundamentals of Power Electronics, Second Edition, by Robert W. Erickson and Dragan Maksimovic.
• Texas Instruments, Analysis and Design of Input Filter for DC-DC Circuit Application Report
• A New Small Signal Model for Current Mode Control, by Raymond B. Ridley
Revision History www.ti.com
Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Original (April 2019) to A Revision .......................................................................................................... Page
• Updated the application report for clarity. .............................................................................................. 1
16 Revision History SLUA929A – April 2019 – Revised April 2019

IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Slua 929 A

Uploaded by

Copyright:

Available Formats

Slua 929 A

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Slua 929 A

Uploaded by

Copyright:

Available Formats

Application Report

SLUA929A – April 2019 – Revised April 2019

Simple Solution for Input Filter Stability Issue in DC/DC

1 LMR14050 Internal Loop Parameters ..................................................................................... 6

Figure 2. Operating Waveform at VIN = 9 V, Iout = 5 A Without Input Filter

Figure 3. Operating Waveform at VIN = 9 V, Iout = 5 A with Input Filter

2.1 Increment Input Impedance of dc/dc Converter

2.2 PCM Control Loop Modeling

Figure 6. Typical Block Diagram of PCM Control Loop

Table 1. LMR14050 Internal Loop Parameters

Figure 7. Bode Plot by MATLAB Modeling (VIN = 9 V, Vout = 5 V, Iout = 5 A)

Phase margin /degree

Figure 8. Bode Plot by Bench Test (VIN = 9 V, Vout = 5 V, Iout = 5 A)

2.3 Middlebrook’s Extra Element Theorem

Figure 9. Simple π-type Input Filter

Figure 11. Plot of |Zo(s)|, |Zd(s)| and |Zn(s)|

The transfer function of correction factor can be written as:

Figure 12. Bode Plot of π-type Filter Correction Factor

2.4 Open Loop Transfer Function with Input Filter

Phase margin /degree

Phase margin /degree

3 How to Fix Input Filter Stability Issue

Figure 16. Damping the Filter Output Impedance

Figure 18. Bode Plot of Correction Factor w, Without Damp

Figure 19. Operating Waveforms by Adding an Electrolytic Capacitor at VIN = 9 V, Iout = 5 A

Phase margin /degree

Changes from Original (April 2019) to A Revision .......................................................................................................... Page

• Updated the application report for clarity. .............................................................................................. 1

16 Revision History SLUA929A – April 2019 – Revised April 2019

You might also like