AT25M01 SPI Serial EEPROM Data Sheet 20006226A

AT25M01
SPI Serial EEPROM 1 Mbits (131,072 x 8)
Features
• Serial Peripheral Interface (SPI) Compatible
• Supports SPI Modes 0 (0,0) and 3 (1,1):
– Data sheet describes mode 0 operation
• Low-Voltage Operation:
– 1.7V (VCC = 1.7V to 5.5V)
• Industrial Temperature Range: -40°C to +85°C
• 20 MHz Clock Rate (5V)
• 256‑Byte Page Mode
• Block Write Protection:
– Protect 1/4, 1/2 or entire array
• Write-Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software Data
Protection
• Self-Timed Write Cycle within 5 ms Maximum
• ESD Protection > 4,000V
• High Reliability:
– Endurance: 1,000,000 write cycles
– Data retention: 100 years
• Green (Lead-free/Halide-free/RoHS Compliant) Package Options
• Die Sale Options: Wafer Form and Bumped Wafers
Packages
• 8-Lead SOIC, 8-Lead SOIJ and 8-Ball WLCSP
© 2019 Microchip Technology Inc. Datasheet 20006226A-page 1

AT25M01
Table of Contents
Features.......................................................................................................................... 1
Packages.........................................................................................................................1
1. Package Types (not to scale).................................................................................... 4
2. Pin Description.......................................................................................................... 5
2.1. Chip Select (CS)...........................................................................................................................5
2.2. Serial Data Output (SO)............................................................................................................... 5
2.3. Write-Protect (WP)....................................................................................................................... 5
2.4. Ground (GND).............................................................................................................................. 5
2.5. Serial Data Input (SI)....................................................................................................................6
2.6. Serial Data Clock (SCK)...............................................................................................................6
2.7. Suspend Serial Input (HOLD).......................................................................................................6
2.8. Device Power Supply (VCC)......................................................................................................... 6
3. Description.................................................................................................................7
3.1. SPI Bus Master Connections to Serial EEPROMs.......................................................................7
3.2. Block Diagram.............................................................................................................................. 8
4. Electrical Characteristics........................................................................................... 9
4.1. Absolute Maximum Ratings..........................................................................................................9
4.2. DC and AC Operating Range.......................................................................................................9
4.3. DC Characteristics....................................................................................................................... 9
4.4. AC Characteristics......................................................................................................................10
4.5. SPI Synchronous Data Timimg.................................................................................................. 13
4.6. Electrical Specifications..............................................................................................................13
5. Device Operation.....................................................................................................15
5.1. Interfacing the AT25M01 on the SPI Bus................................................................................... 15
5.2. Device Opcodes......................................................................................................................... 16
5.3. Hold Function............................................................................................................................. 16
5.4. Write Protection..........................................................................................................................17
6. Device Commands and Addressing........................................................................ 18

6.1. STATUS Register Bit Definition and Function............................................................................ 18
6.2. Read STATUS Register (RDSR)..................................................................................................19
6.3. Write Enable (WREN) and Write Disable (WRDI)......................................................................... 19
6.4. Write STATUS Register (WRSR).................................................................................................. 20
7. Read Sequence.......................................................................................................23
8. Write Sequence....................................................................................................... 24
8.1. Byte Write...................................................................................................................................24
8.2. Page Write..................................................................................................................................24
8.3. Polling Routine........................................................................................................................... 25

AT25M01
9. Packaging Information.............................................................................................26
9.1. Package Marking Information.....................................................................................................26
10. Revision History.......................................................................................................34
The Microchip Website.................................................................................................. 35
Product Change Notification Service.............................................................................35
Customer Support......................................................................................................... 35
Product Identification System........................................................................................ 36
Microchip Devices Code Protection Feature................................................................. 36
Legal Notice...................................................................................................................37
Trademarks................................................................................................................... 37
Quality Management System........................................................................................ 38
Worldwide Sales and Service........................................................................................39

AT25M01
Package Types (not to scale)
1. Package Types (not to scale)

8-Lead SOIC/SOIJ
(Top View)
CS 1 8 Vcc
SO 2 7 HOLD
WP 3 6 SCK
GND 4 5 SI
8-Ball WLCSP
(Top View)
VCC SI
SCK
HOLD WP
SO
CS GND

AT25M01
Pin Description
2. Pin Description
The descriptions of the pins are listed in Table 2-1.
Table 2-1. Pin Function Table
Name 8-Lead SOIC 8-Lead SOIJ 8-Ball WLCSP Function
CS 1 1 A5 Chip Select
SO 2 2 B4 Serial Data Output
WP(1) 3 3 C3 Write-Protect
GND 4 4 C5 Ground
SI 5 5 C1 Serial Data Input
SCK 6 6 B2 Serial Data Clock
HOLD(1) 7 7 A3 Suspends Serial Input
VCC 8 8 A1 Device Power Supply
Note:
1. The Write-Protect (WP) and Hold (HOLD) pins should be driven high or low as appropriate.
2.1 Chip Select (CS)

The AT25M01 is selected when the Chip Select (CS) pin is low. When the device is not selected, data will
not be accepted via the Serial Data Input (SI) pin, and the Serial Output (SO) pin will remain in
a high‑impedance state.
To ensure robust operation, the CS pin should follow VCC upon power-up. It is therefore recommended to
connect CS to VCC using a pull-up resistor (less than or equal to 10 kΩ). After power-up, a low level on
CS is required prior to any sequence being initiated.
2.2 Serial Data Output (SO)

The Serial Data Output (SO) pin is used to transfer data out of the AT25M01. During a read sequence,
data is shifted out on this pin after the falling edge of the Serial Data Clock (SCK).
2.3 Write-Protect (WP)

The Write-Protect (WP) pin will allow normal read/write operations when held high. When the WP pin is
brought low and the WPEN bit is set to a logic ‘1’, all write operations to the STATUS register are
inhibited. WP going low while CS is still low will interrupt a write operation to the STATUS register. If the
internal write cycle has already been initiated, WP going low will have no effect on any write operation to
the STATUS register. The WP pin function is blocked when the WPEN bit in the STATUS register is set to
a logic ‘0’. This will allow the user to install the AT25M01 in a system with the WP pin tied to ground and
still be able to write to the STATUS register. All WP pin functions are enabled when the WPEN bit is set to
a logic ‘1’.
2.4 Ground (GND)

The ground reference for the Device Power Supply (VCC). The Ground (GND) pin should be connected to
the system ground.

AT25M01
Pin Description
2.5 Serial Data Input (SI)

The Serial Data Input (SI) pin is used to transfer data into the device. It receives instructions, addresses
and data. Data is latched on the rising edge of the Serial Data Clock (SCK).
2.6 Serial Data Clock (SCK)

The Serial Data Clock (SCK) pin is used to synchronize the communication between a master and the
AT25M01. Instructions, addresses or data present on the Serial Data Input (SI) pin is latched in on the
rising edge of SCK, while output on the Serial Data Output (SO) pin is clocked out on the falling edge of
SCK.
2.7 Suspend Serial Input (HOLD)

The Suspend Serial Input (HOLD) pin is used in conjunction with the Chip Select (CS) pin to pause the
AT25M01. When the device is selected and a serial sequence is underway, HOLD can be used to pause
the serial communication with the master device without resetting the serial sequence. To pause, the
HOLD pin must be brought low while the Serial Data Clock (SCK) pin is low. To resume serial
communication, the HOLD pin is brought high while the SCK pin is low (SCK may still toggle during
HOLD). Inputs to the Serial Data Input (SI) pin will be ignored while the Serial Data Output (SO) pin will
be in the high‑impedance state.
2.8 Device Power Supply (VCC)

The Device Power Supply (VCC) pin is used to supply the source voltage to the device. Operations at
invalid VCC voltages may produce spurious results and should not be attempted.

AT25M01
Description
3. Description
The AT25M01 provides 1,048,576 bits of Serial Electrically Erasable and Programmable Read-Only
Memory (EEPROM) organized as 131,072 words of 8 bits each. The device is optimized for use in many
industrial and commercial applications where low‑power and low‑voltage operation are essential. The
device is available in space-saving 8‑lead SOIC, 8‑lead SOIJ and 8-ball WLCSP packages. All packages
operate from 1.7V to 5.5V.
3.1 SPI Bus Master Connections to Serial EEPROMs

SPI Master:
Microcontroller
Data Clock (SCK)
Data Output (SO)
Data Input (SI)
SI SO SCK SI SO SCK SI SO SCK SI SO SCK

Slave 0 Slave 1 Slave 2 Slave 3
AT25XXX AT25XXX AT25XXX AT25XXX
CS3 CS2 CS1 CS0 CS CS CS CS

AT25M01
Description
3.2 Block Diagram
CS Memory Power-on
System Control Reset VCC
High-Voltage Module Generator
Generation
Circuit
Register Bank:
STATUS Register
Pause
SO Operation HOLD
Control
Row Decoder
EEPROM Array
1 page
Address Register
and Counter
Column Decoder
WP SCK
Data Register
Data Output
Buffer
GND Write Protection SI

Control

AT25M01
Electrical Characteristics
4. Electrical Characteristics
4.1 Absolute Maximum Ratings

Operating temperature -55°C to +125°C
Storage temperature -65°C to +150°C
Voltage on any pin with respect to ground -1.0V to +7.0V
VCC 6.25V
DC output current 5.0 mA
ESD protection > 4 kV
Note: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to
the device. This is a stress rating only and functional operation of the device at these or any other
conditions above those indicated in the operation listings of this specification is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
4.2 DC and AC Operating Range

Table 4-1. DC and AC Operating Range
AT25M01
Operating Temperature (Case) Industrial Temperature Range -40°C to +85°C
VCC Power Supply Low-Voltage Grade 1.7V to 5.5V
4.3 DC Characteristics
Table 4-2. DC Characteristics(1)
Parameter Symbol Minimum Typical Maximum Units Conditions

Supply Voltage VCC1 1.7 — 5.5 V
Supply Current ICC1 — 7.0 10.0 mA VCC = 5.0V at 20 MHz,
SO = Open, Read

SO = Open, Read, Write

SO = Open, Read, Write
Standby Current ISB1 — 0.2 3.0 µA VCC = 1.7V, CS = VCC

AT25M01
...........continued
Parameter Symbol Minimum Typical Maximum Units Conditions
Input Leakage IIL -3.0 — 3.0 µA VIN = 0V to VCC
Output Leakage IOL -3.0 — 3.0 µA VIN = 0V to VCC,
TA = 0°C to +70°C
Input VIL(2) -1.0 — VCC x 0.3 V

Low-Voltage
Input VIH(2) VCC x 0.7 — VCC + 0.5 V

High-Voltage
Output VOL1 — — 0.4 V 3.6V ≤ VCC ≤ 5.5V IOL = 3.0 mA

Low-Voltage
Output VOH1 VCC - 0.8 — — V 3.6V ≤ VCC ≤ 5.5V IOH = -1.6 mA

High-Voltage
Output VOL2 — — 0.2 V 1.7V ≤ VCC ≤ 3.6V IOL = 0.15 mA

Low-Voltage
Output VOH2 VCC - 0.2 — — V 1.7V ≤ VCC ≤ 3.6V IOH = -100 µA

High-Voltage
Note:
1. Applicable over recommended operating range from: TA = -40°C to +85°C, VCC = 1.7V to 5.5V
(unless otherwise noted).
2. VIL min and VIH max are reference only and are not tested.
4.4 AC Characteristics
Table 4-3. AC Characteristics(1)
Parameter Symbol Minimum Maximum Units Conditions

SCK Clock Frequency fSCK 0 20 MHz VCC = 4.5V to 5.5V
0 10 MHz VCC = 2.5V to 5.5V
0 5 MHz VCC = 1.7V to 5.5V
Input Rise Time tRI — 15 ns VCC = 4.5V to 5.5V
— 40 ns VCC = 2.5V to 5.5V
— 80 ns VCC = 1.7V to 5.5V

AT25M01
Input Fall Time tFI — 15 ns VCC = 4.5V to 5.5V
— 40 ns VCC = 2.5V to 5.5V
— 80 ns VCC = 1.7V to 5.5V
SCK High Time tWH 20 — ns VCC = 4.5V to 5.5V
40 — ns VCC = 2.5V to 5.5V
80 — ns VCC = 1.7V to 5.5V
SCK Low Time tWL 20 — ns VCC = 4.5V to 5.5V
40 — ns VCC = 2.5V to 5.5V
80 — ns VCC = 1.7V to 5.5V
CS High Time tCS 100 — ns VCC = 4.5V to 5.5V
100 — ns VCC = 2.5V to 5.5V
200 — ns VCC = 1.7V to 5.5V
CS Setup Time tCSS 100 — ns VCC = 4.5V to 5.5V
100 — ns VCC = 2.5V to 5.5V
200 — ns VCC = 1.7V to 5.5V
CS Hold Time tCSH 100 — ns VCC = 4.5V to 5.5V
100 — ns VCC = 2.5V to 5.5V
200 — ns VCC = 1.7V to 5.5V
Data In Setup Time tSU 5 — ns VCC = 4.5V to 5.5V
10 — ns VCC = 2.5V to 5.5V
20 — ns VCC = 1.7V to 5.5V
Data In Hold Time tH 5 — ns VCC = 4.5V to 5.5V
10 — ns VCC = 2.5V to 5.5V
20 — ns VCC = 1.7V to 5.5V
HOLD Setup Time tHD 5 — ns VCC = 4.5V to 5.5V
10 — ns VCC = 2.5V to 5.5V
20 — ns VCC = 1.7V to 5.5V
HOLD Hold Time tCD 5 — ns VCC = 4.5V to 5.5V
10 — ns VCC = 2.5V to 5.5V
20 — ns VCC = 1.7V to 5.5V

AT25M01
Output Valid tV 0 20 ns VCC = 4.5V to 5.5V
0 40 ns VCC = 2.5V to 5.5V
0 80 ns VCC = 1.7V to 5.5V
Output Hold Time tHO 0 — ns VCC = 4.5V to 5.5V
0 — ns VCC = 2.5V to 5.5V
0 — ns VCC = 1.7V to 5.5V
HOLD to Output Low Z tLZ 0 25 ns VCC = 4.5V to 5.5V
0 50 ns VCC = 2.5V to 5.5V
0 100 ns VCC = 1.7V to 5.5V
HOLD to Output High Z tHZ — 25 ns VCC = 4.5V to 5.5V
— 50 ns VCC = 2.5V to 5.5V
— 100 ns VCC = 1.7V to 5.5V
Output Disable Time tDIS — 25 ns VCC = 4.5V to 5.5V
— 50 ns VCC = 2.5V to 5.5V
— 100 ns VCC = 1.7V to 5.5V
Write Cycle Time tWC — 5 ms VCC = 4.5V to 5.5V
— 5 ms VCC = 2.5V to 5.5V
— 5 ms VCC = 1.7V to 5.5V
Note:
1. Applicable over recommended operating range from TA = -40°C to +85°C, VCC = As Specified,
CL = 1 TTL Gate and 30 pF (unless otherwise noted).

AT25M01
4.5 SPI Synchronous Data Timimg

tCS
VIH
CS
VIL
tCSS tCSH
VIH
tWH tWL
SCK
VIL
tSU tH
VIH
SI Valid Data In
VIL
tV tHO tDIS
VOH
High High
SO Impedance Impedance
VOL
4.6 Electrical Specifications
4.6.1 Power-Up Requirements and Reset Behavior

During a power-up sequence, the VCC supplied to the AT25M01 should monotonically rise from GND to
the minimum VCC level, as specified in Table 4-1, with a slew rate no faster than 0.1 V/µs.
4.6.1.1 Device Reset
To prevent inadvertent write operations or any other spurious events from occurring during a power-up
sequence, the AT25M01 includes a Power-on Reset (POR) circuit. Upon power-up, the device will not
respond to any instructions until the VCC level crosses the internal voltage threshold (VPOR) that brings
the device out of Reset and into Standby mode.
The system designer must ensure the instructions are not sent to the device until the VCC supply has
reached a stable value greater than or equal to the minimum VCC level. Additionally, once the VCC is
greater than or equal to the minimum VCC level, the bus master must wait at least tPUP before sending the
first instruction to the device. See Table 4-4 for the values associated with these power-up parameters.
Table 4-4. Power-Up Conditions(1)
Symbol Parameter Min. Max. Units

tPUP Time required after VCC is stable before the device can accept instructions 100 － µs
VPOR Power-on Reset Threshold Voltage － 1.5 V
tPOFF Minimum time at VCC = 0V between power cycles 500 － ms
Note:
1. These parameters are characterized but they are not 100% tested in production.
If an event occurs in the system where the VCC level supplied to the AT25M01 drops below the maximum
VPOR level specified, it is recommended that a full-power cycle sequence be performed by first driving the
VCC pin to GND in less than 1 ms, waiting at least the minimum tPOFF time and then performing a new
power-up sequence in compliance with the requirements defined in this section.

AT25M01
4.6.1.2 Pin Capacitance

Table 4-5. Pin Capacitance(1,2)
Symbol Test Condition Max. Units Conditions

COUT Output Capacitance (SO) 8 pF VOUT = 0V
CIN Input Capacitance (CS, SCK, SI, WP, HOLD) 6 pF VIN = 0V
Note:
1. This parameter is characterized but is not 100% tested in production.
2. Applicable over recommended operating range from: TA = 25°C, fSCK = 1.0 MHz, VCC = 5.0V
(unless otherwise noted).
4.6.1.3 EEPROM Cell Performance Characteristics
Table 4-6. EEPROM Cell Performance Characteristics
Operation Test Condition Min. Max. Units

Write Endurance(1) TA = 25°C, VCC = 5.0V, 1,000,000 — Write Cycles
Page Write mode
Data Retention(1) TA = 55°C 100 — Years
Note:
1. Performance is determined through characterization and the qualification process.
4.6.1.4 Software Reset
The SPI interface of the AT25M01 can be reset by toggling the CS input. If the CS line is already in the
active state, it must complete a transition from the inactive state (≥VIH) to the active state (≤VIL) and then
back to the inactive state (≥VIH) without sending clocks on the SCK line. Upon completion of this
sequence, the device will be ready to receive a new opcode on the SI line.
4.6.1.5 Device Default State at Power-Up
The AT25M01 default state upon power-up consists of:
• Standby Power mode
• A high-to-low-level transition on CS is required to enter active state
• Write Enable Latch (WEL) bit in the STATUS register = 0
• Ready/Busy bit in the STATUS register = 0, indicating the device is ready to accept a new command
• Device is not selected
• Not in Hold condition
• WPEN, BP1 and BP0 bits in the STATUS register are unchanged from their previous state due to the
fact that they are nonvolatile values
4.6.1.6 Device Default Condition
The AT25M01 is shipped from Microchip to the customer with the EEPROM array set to an all FFh data
pattern (logic ‘1’ state). The Write-Protect Enable bit in the STATUS register is set to logic ‘0’ and the
Block Write‑Protection bits in the STATUS register are set to logic ‘0’.

AT25M01
Device Operation
5. Device Operation
The AT25M01 is controlled by a set of instructions that are sent from a host controller, commonly referred
to as the SPI Master. The SPI Master communicates with the AT25M01 via the SPI bus which is
comprised of four signal lines: Chip Select (CS), Serial Data Clock (SCK), Serial Data Input (SI) and
Serial Data Output (SO).
The SPI protocol defines a total of four modes of operation (Mode 0, 1, 2 or 3) with each mode differing in
respect to the SCK polarity and phase and how the polarity and phase control the flow of data on the SPI
bus. The AT25M01 supports the two most common modes, SPI Modes 0 and 3. With SPI Modes 0 and 3,
data is always latched in on the rising edge of SCK and always output on the falling edge of SCK. The
only difference between SPI Modes 0 and 3 is the polarity of the SCK signal when in the inactive state
(when the SPI Master is in Standby mode and not transferring any data). SPI Mode 0 is defined as a low
SCK while CS is not asserted (at VCC) and SPI Mode 3 has SCK high in the inactive state. The SCK Idle
state must match when the CS is deasserted both before and after the communication sequence in SPI
Mode 0 and 3. The figures in this document depict Mode 0 with a solid line on SCK while CS is inactive
and Mode 3 with a dotted line.
Figure 5-1. SPI Mode 0 and Mode 3
CS
Mode 3 Mode 3
SCK
Mode 0 Mode 0
SI MSB LSB
SO MSB LSB
5.1 Interfacing the AT25M01 on the SPI Bus

Communication to and from the AT25M01 must be initiated by the SPI Master device, such as a
microcontroller. The SPI Master device must generate the serial clock for the AT25M01 on the Serial Data
Clock (SCK) pin. The AT25M01 always operates as a slave due to the fact that the SCK is always an
input.
5.1.1 Selecting the Device

The AT25M01 is selected when the Chip Select (CS) pin is low. When the device is not selected, data will
not be accepted via the Serial Data Input (SI) pin, and the Serial Data Output (SO) pin will remain in a
high‑impedance state.
5.1.2 Sending Data to the Device

The AT25M01 uses the SI pin to receive information. All instructions, addresses and data input bytes are
clocked into the device with the Most Significant bit (MSb) first. The SI pin samples on the first rising edge
of the SCK line after the CS has been asserted.

AT25M01
Device Operation
5.1.3 Receiving Data from the Device

Data output from the device is transmitted on the SO pin, with the MSb output first. The SO data is
latched on the first falling edge of SCK after the instruction has been clocked into the device, such as the
Read from Memory Array (READ) and Read STATUS Register (RDSR) instructions. See 7. Read
Sequence for more details.
5.2 Device Opcodes
5.2.1 Serial Opcode

After the device is selected by driving CS low, the first byte will be received on the SI pin. This byte
contains the opcode that defines the operation to be performed. Refer to Table 6-1 for a list of all opcodes
that the AT25M01 will respond to.
5.2.2 Invalid Opcode

If an invalid opcode is received, no data will be shifted into AT25M01 and the SO pin will remain in
a high‑impedance state until the falling edge of CS is detected again. This will reinitialize the serial
communication.
5.3 Hold Function

The Suspend Serial Input (HOLD) pin is used to pause the serial communication with the device without
having to stop or reset the clock sequence. The Hold mode, however, does not have an effect on the
internal write cycle. Therefore, if a write cycle is in progress, asserting the HOLD pin will not pause the
operation and the write cycle will continue to completion.
The Hold mode can only be entered while the CS pin is asserted. The Hold mode is activated by
asserting the HOLD pin during the SCK low pulse. If the HOLD pin is asserted during the SCK high pulse,
then the Hold mode will not be started until the beginning of the next SCK low pulse. The device will
remain in the Hold mode as long as the HOLD pin and CS pin are asserted.
While in Hold mode, the SO pin will be in a high-impedance state. In addition, both the SI pin and the
SCK pin will be ignored. The Write-Protect (WP) pin, however, can still be asserted or deasserted while in
the Hold mode.
To end the Hold mode and resume serial communication, the HOLD pin must be deasserted during the
SCK low pulse. If the HOLD pin is deasserted during the SCK high pulse, then the Hold mode will not end
until the beginning of the next SCK low pulse.
If the CS pin is deasserted while the HOLD pin is still asserted, then any operation that may have been
started will be aborted and the device will reset the WEL bit in the STATUS register back to the logic ‘0’
state.

AT25M01
Device Operation
Figure 5-2. Hold Mode
CS
SCK
HOLD
Hold Hold Hold
Figure 5-3. Hold Timing
CS
t CD t CD
SCK
t HD
HOLD
t HD
t HZ
SO
tLZ
5.4 Write Protection

The Write-Protect (WP) pin will allow normal read and write operations when held high. When the WP pin
is brought low and WPEN bit is a logic ‘1’, all write operations to the STATUS register are inhibited. The
WP pin going low while CS is still low will interrupt a Write STATUS Register (WRSR). If the internal write
cycle has already been initiated, WP going low will have no effect on any write operation to the STATUS
register. The WP pin function is blocked when the WPEN bit in the STATUS register is a logic ‘0’. This will
allow the user to install the AT25M01 device in a system with the WP pin tied to ground and still be able
to write to the STATUS register. All WP pin functions are enabled when the WPEN bit is set to a logic ‘1’.

AT25M01
Device Commands and Addressing
6. Device Commands and Addressing

The AT25M01 is designed to interface directly with the synchronous Serial Peripheral Interface (SPI). The
AT25M01 utilizes an 8‑bit instruction register. The list of instructions and their operation codes are
contained in Table 6-1. All instructions, addresses and data are transferred with the MSb first and start
with a high‑to‑low CS transition.
Table 6-1. Instruction Set for the AT25M01
Instruction Name Instruction Format Operates On Operation Description

WREN 0000 X110 STATUS Register Set Write Enable Latch (WEL)
WRDI 0000 X100 STATUS Register Reset Write Enable Latch (WEL)
RDSR 0000 X101 STATUS Register Read STATUS Register
WRSR 0000 X001 STATUS Register Write STATUS Register
READ 0000 X011 Memory Array Read from Memory Array
WRITE 0000 X010 Memory Array Write to Memory Array
6.1 STATUS Register Bit Definition and Function

The AT25M01 includes an 8‑bit STATUS register. The STATUS register bits modulate various features of
the device as shown in Table 6-2 and Table 6-3. These bits can be changed by specific instructions that
are detailed in the following sections.
Table 6-2. STATUS Register Format
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

WPEN X X X BP1 BP0 WEL RDY/BSY
Table 6-3. STATUS Register Bit Definition
Bit Name Type Description

7 WPEN Write-Protect Enable R/W 0 See Table 6-5 (Factory Default)
1 See Table 6-5 (Factory Default)
6:4 RFU Reserved for Future Use R 0 Reads as zeros when the device is not in a write
cycle
1 Reads as ones when the device is in a write cycle
3:2 BP1 Block Write Protection R/W 00 No array write protection (Factory Default)
BP0
01 Quarter array write protection (see Table 6-4)
10 Half array write protection (see Table 6-4)
11 Entire array write protection (see Table 6-4)
1 WEL Write Enable Latch R 0 Device is not write enabled (Power-up Default)
1 Device is write enabled

AT25M01
Bit Name Type Description
0 RDY/BSY Ready/Busy Status R 0 Device is ready for a new sequence
1 Device is busy with an internal operation
6.2 Read STATUS Register (RDSR)

The Read STATUS Register (RDSR) instruction provides access to the STATUS register. The ready/busy
and write enable status of the device can be determined by the RDSR instruction. Similarly, the Block
Write Protection (BP1, BP0) bits indicate the extent of memory array protection employed. The STATUS
register is read by asserting the CS pin, followed by sending in a 05h opcode on the SI pin. Upon
completion of the opcode, the device will return the 8‑bit STATUS register value on the SO pin.
Figure 6-1. RDSR Waveform
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
SCK
RDSR Opcode (05h)
SI 0 0 0 0 0 1 0 1
MSB
STATUS Register Data Out
High-Impedance
SO D7 D6 D5 D4 D3 D2 D1 D0
MSB
6.3 Write Enable (WREN) and Write Disable (WRDI)

Enabling and disabling writing to the STATUS register and EEPROM array is accomplished through the
Write Enable (WREN) instruction and the Write Disable (WRDI) instruction. These functions change the
status of the WEL bit in the STATUS register.
6.3.1 Write Enable Instruction (WREN)

The Write Enable Latch (WEL) bit of the STATUS register must be set to a logic ‘1’ prior to each Write
STATUS Register (WRSR) and Write to Memory Array (WRITE) instructions. This is accomplished by
sending a WREN (06h) instruction to the AT25M01. First, the CS pin is driven low to select the device and
then a WREN instruction is clocked in on the SI pin. Then the CS pin can be driven high and the WEL bit
will be updated in the STATUS register to a logic ‘1’. The device will power‑up in the Write Disable state
(WEL = 0).

AT25M01
Figure 6-2. WREN Timing
CS
0 1 2 3 4 5 6 7
SCK
WREN Opcode (06h)
SI 0 0 0 0 0 1 1 0
MSB
High-Impedance
SO
6.3.2 Write Disable Instruction (WRDI)

To protect the device against inadvertent writes, the Write Disable (WRDI) instruction (opcode 04h)
disables all programming modes by setting the WEL bit to a logic ‘0’. The WRDI instruction is independent
of the status of the WP pin.
Figure 6-3. WRDI Timing
CS
0 1 2 3 4 5 6 7
SCK
WRDI Opcode (04h)
SI 0 0 0 0 0 1 0 0
MSB
High-Impedance
SO
6.4 Write STATUS Register (WRSR)

The Write STATUS Register (WRSR) instruction enables the SPI Master to change selected bits of the
STATUS register. Before a WRSR instruction can be initiated, a WREN instruction must be executed to set
the WEL bit to logic ‘1’. Upon completion of a WREN instruction, a WRSR instruction can be executed.
Note: The WRSR instruction has no effect on bit 6, bit 5, bit 4, bit 1 and bit 0 of the STATUS register. Only
bit 7, bit 3 and bit 2 can be changed via the WRSR instruction. These modifiable bits are the Write-Protect
Enable (WPEN) and Block Protect (BP1, BP0) bits. These three bits are nonvolatile bits that have the
same properties and functions as regular EEPROM cells. Their values are retained while power is
removed from the device.

AT25M01
The AT25M01 will not respond to commands other than a RDSR after a WRSR instruction until
the self‑timed internal write cycle has completed. When the write cycle is completed, the WEL bit in the
STATUS register is reset to logic ‘0’.
Figure 6-4. WRSR Waveform
CS tWC(1)
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
SCK
WRSR Opcode (01h) STATUS Register Data In
SI 0 0 0 0 0 0 0 1 D7 X X X D3 D2 X X
MSB MSB
High-Impedance
SO
Note:
1. This instruction initiates a self-timed internal write cycle (tWC) on the rising edge of CS after a valid
sequence.
6.4.1 Block Write-Protect Function

The WRSR instruction allows the user to select one of four possible combinations as to how the memory
array will be inhibited from writing through changing the Block Write-Protect bits (BP1, BP0). The four
levels of array protection are:
• None of the memory array is protected.
• Upper quarter (¼) address range is write-protected meaning the highest order address bits are
read‑only.
• Upper half (½) address range is write-protected meaning the highest order address bits are
read‑only.
• All of the memory array is write-protected meaning all address bits are read‑only.
The Block Write Protection levels and corresponding STATUS register control bits are shown in Table 6-4.
Table 6-4. Block Write-Protect Bits
Level STATUS Register Bits Write-Protected/Read‑Only Address Range

BP1 BP0 AT25M01
0 0 0 None
1(1/4) 0 1 18000h – 1FFFFh
2(1/2) 1 0 10000h – 1FFFFh
3(All) 1 1 00000h – 1FFFFh

AT25M01
6.4.2 Write-Protect Enable Function

The WRSR instruction also allows the user to enable or disable the Write-Protect (WP) pin through the use
of the Write-Protect Enable (WPEN) bit. When the WPEN bit is set to logic ‘0’, the ability to write the
EEPROM array is dictated by the values of the Block Write-Protect (BP1, BP0) bits. The ability to write
the STATUS register is controlled by the WEL bit. When the WPEN bit is set to logic ‘1’, the STATUS
register is read-only.
Hardware Write Protection is enabled when both the WP pin is low and the WPEN bit has been set to a
logic ‘1’. When the device is Hardware Write‑Protected, writes to the STATUS register, including the Block
Write‑Protect, WEL and WPEN bits and to the sections in the memory array selected by the Block
Write‑Protect bits are disabled. When Hardware Write Protection is enabled, writes are only allowed to
sections of the memory that are not block‑protected.
Hardware Write Protection is disabled when either the WP pin is high or the WPEN bit is a logic ‘0’. When
Hardware Write Protection is disabled, writes are only allowed to sections of the memory that are not
block‑protected. Refer to Table 6-5 for additional information.
Note: When the WPEN bit is Hardware Write‑Protected, it cannot be set back to a logic ‘0’ as long as
the WP pin is held low.
Table 6-5. WPEN Operation
WPEN WP WEL Protected Blocks Unprotected Blocks STATUS Register

Pin
0 x 0 Protected Protected Protected
0 x 1 Protected Writable Writable
1 Low 0 Protected Protected Protected
1 Low 1 Protected Writable Protected
x High 0 Protected Protected Protected
x High 1 Protected Writable Writable

AT25M01
Read Sequence
7. Read Sequence
Reading the AT25M01 via the SO pin requires the following sequence. After the CS line is pulled low to
select a device, the READ (03h) instruction is transmitted via the SI line followed by the 24‑bit address to
be read. Refer to Table 7-1 for the address bits for AT25M01.
Table 7-1. AT25M01 Address Bits
Address AT25M01
AN A16—A0
Don't Care Bits A23—A17
Upon completion of the 24‑bit address, any data on the SI line will be ignored. The data (D7‑D0) at the
specified address is then shifted out onto the SO line. If only one byte is to be read, the CS line should be
driven high after the data comes out. The read sequence can be continued since the byte address is
automatically incremented and data will continue to be shifted out. When the highest‑order address bit is
reached, the address counter will rollover to the lowest‑order address bit allowing the entire memory to be
read in one continuous read cycle regardless of the starting address.
Figure 7-1. Read Waveform
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 28 29 31 32 33 34 35 36 37 38 39 40 41
SCK
READ Opcode (03h) Address Bits A23-A0
SI 0 0 0 0 0 0 1 1 A A A A A A A A A
MSB MSB
Data Byte 1
High-Impedance
SO D D D D D D D D D D
MSB MSB

AT25M01
Write Sequence
8. Write Sequence
In order to program the AT25M01, two separate instructions must be executed. First, the device must be
write enabled via the Write Enable (WREN) instruction. Then, one of the two possible write sequences
described in this section may be executed.
Note: If the device is not Write Enabled (WREN), the device will ignore the WRITE instruction and will
return to the standby state when CS is brought high. A new CS assertion is required to re-initiate
communication.
The address of the memory location(s) to be programmed must be outside the protected address field
location selected by the block write protection level. During an internal write cycle, all commands will be
ignored except the RDSR instruction. Refer to Table 8-1 for the address bits for AT25M01.
Table 8-1. AT25M01 Address Bits
Address AT25M01
AN A16—A0
Don’t Care Bits A23—A17
8.1 Byte Write

A byte write requires the following sequence and is depicted in Figure 8-1. After the CS line is pulled low
to select the device, the WRITE (02h) instruction is transmitted via the SI line followed by the 24‑bit
address and the data (D7‑D0) to be programmed. Programming will start after the CS pin is brought high.
The low‑to‑high transition of the CS pin must occur during the SCK low time (Mode 0) and SCK high time
(Mode 3) immediately after clocking in the D0 (LSB) data bit. The AT25M01 is automatically returned to
the Write Disable state (STATUS register bit WEL = 0) at the completion of a write cycle.
Figure 8-1. Byte Write
CS tWC(1)
0 1 2 3 4 5 6 7 8 9 10 11 12 28 29 31 32 33 34 35 36 37 38 39
SCK
WRITE Opcode (02h) Address Bits A23-A0 Data In
SI 0 0 0 0 0 0 1 0 A A A A A A A A A D7 D6 D5 D4 D3 D2 D1 D0
MSB MSB MSB
High-Impedance
SO
Note:
1. This instruction initiates a self-timed internal write cycle (tWC) on the rising edge of CS after a valid
sequence.
8.2 Page Write

A page write sequence allows up to 256 bytes to be written in the same write cycle, provided that all
bytes are in the same row of the memory array. Partial page writes of less than 256 bytes are allowed.
After each byte of data is received, the eight lowest order address bits are internally incremented

AT25M01
Write Sequence
following the receipt of each data byte. The higher order address bits are not incremented and retain the
memory array page location. If more bytes of data are transmitted that what will fit to the end of that
memory row, the address counter will rollover to the beginning of the same row. Nevertheless, creating a
rollover event should be avoided as previously loaded data in the page could become unintentionally
altered. The AT25M01 is automatically returned to the Write Disable state (WEL = 0) at the completion of
a write cycle.
Figure 8-2. Page Write
CS tWC(1)
0 1 2 3 4 5 6 7 8 9 29 30 31 32 33 34 35 36 37 38 39
SCK
WRITE Opcode (02h) Address Bits A23-A0 Data In Byte 1 Data In Byte 256
SI 0 0 0 0 0 0 1 0 A A A A A A D D D D D D D D D D D D D D D D
MSB MSB MSB MSB
High-Impedance
SO
Note:
1. This instruction initiates a self‑timed internal write cycle (tWC) on the rising edge of CS after a valid
sequence.
8.3 Polling Routine

A polling routine can be implemented to optimize time‑sensitive applications that would not prefer to wait
the fixed maximum write cycle time (tWC). This method allows the application to know immediately when
the write cycle has completed to start a subsequent operation.
Once the internally-timed write cycle has started, a polling routine can be initiated. This involves
repeatedly sending Read STATUS Register (RDSR) instruction to determine if the device has completed
its self-timed internal write cycle. If the RDY/BSY bit (bit 0 of STATUS register) = 1, the write cycle is still
in progress. If bit 0 = 0, the write cycle has ended. If the RDY/BSY bit = 1, repeated RDSR commands can
be executed until the RDY/BSY bit = 0, signaling that the device is ready to execute a new instruction.
Only the Read STATUS Register (RDSR) instruction is enabled during the write cycle.
Figure 8-3. Polling Flowchart
Send Valid Deassert Send RDSR Does

Write CS to VCC to YES Continue to
Instruction RDY/BSY
Protocol Initiate a Next Operation
to the Device = 0?
Write Cycle
NO

AT25M01
Packaging Information
9. Packaging Information
9.1 Package Marking Information
AT25M01: Package Marking Information
8-lead SOIC 8-lead SOIJ 8-ball WLCSP
ATMLHYWW
ATMLHYWW ## % CO ATMEL
## % CO YYWWNNN ## %
YYWWNNN
UWNNN
Note 1: designates pin 1

Note 2: Package drawings are not to scale
Catalog Number Truncation

AT25M01 Truncation Code ##: 5G
Date Codes Voltages

YY = Year Y = Year WW = Work Week of Assembly % = Minimum Voltage
16: 2016 20: 2020 6: 2016 0: 2020 02: Week 2 M: 1.7V min
17: 2017 21: 2021 7: 2017 1: 2021 04: Week 4
18: 2018 22: 2022 8: 2018 2: 2022 ...
19: 2019 23: 2023 9: 2019 3: 2023 52: Week 52
Country of Origin Device Grade Atmel Truncation
CO = Country of Origin H or U: Industrial Grade AT: Atmel
ATM: Atmel
ATML: Atmel
Lot Number or Trace Code

NNN = Alphanumeric Trace Code (2 Characters for Small Packages)

AT25M01
8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
2X
0.10 C A–B
D
A D
NOTE 5
N
E
2
E1
2
E1 E
NOTE 1 1 2
e NX b
B 0.25 C A–B D
NOTE 5
TOP VIEW
0.10 C
C A A2
SEATING
PLANE 8X
0.10 C
A1 SIDE VIEW
h
R0.13
h
R0.13
H 0.23
L
SEE VIEW C
(L1)
VIEW A–A
VIEW C
Microchip Technology Drawing No. C04-057-SN Rev E Sheet 1 of 2
© 2017 Microchip Technology Inc.

AT25M01
8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]
Units MILLIMETERS
Dimension Limits MIN NOM MAX
Number of Pins N 8
Pitch e 1.27 BSC
Overall Height A - - 1.75
Molded Package Thickness A2 1.25 - -
Standoff § A1 0.10 - 0.25
Overall Width E 6.00 BSC
Molded Package Width E1 3.90 BSC
Overall Length D 4.90 BSC
Chamfer (Optional) h 0.25 - 0.50
Foot Length L 0.40 - 1.27
Footprint L1 1.04 REF
Foot Angle 0° - 8°
Lead Thickness c 0.17 - 0.25
Lead Width b 0.31 - 0.51
Mold Draft Angle Top 5° - 15°
Mold Draft Angle Bottom 5° - 15°
Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
protrusions shall not exceed 0.15mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
5. Datums A & B to be determined at Datum H.
Microchip Technology Drawing No. C04-057-SN Rev E Sheet 2 of 2

AT25M01
8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]
SILK SCREEN
Y1
X1
E
RECOMMENDED LAND PATTERN
Units MILLIMETERS
Dimension Limits MIN NOM MAX
Contact Pitch E 1.27 BSC
Contact Pad Spacing C 5.40
Contact Pad Width (X8) X1 0.60
Contact Pad Length (X8) Y1 1.55
Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing C04-2057-SN Rev E

MAT25M01
Packaging Diagrams and Parameters
 2009 Microchip Technology Inc. DS00049BC-page 93

MAT25M01

MAT25M01

AT25M01
TOP VIEW SIDE VIEW BALL SIDE

D
Pin 1 A1
1 2 3 4 5 Øb
5 4 3 2 1
Pin 1
A A
B E B e
C C
A2 e2
d2
d
A
Note: Dimensions are not to scale
COMMON DIMENSIONS
PIN ASSIGNMENT MATRIX
(Unit of Measure = mm)
1 2 3 4 5 SYMBOL MIN TYP MAX NOTE
A VCC n/a HOLD n/a CS A 0.460 0.499 0.538
n/a SCK n/a SO n/a A1 0.164 - 0.224

B
A2 0.280 0.305 0.330
C SI n/a WP n/a GND
E Contact Microchip for details
e 0.867
e2 0.500
d 1.000
d2 0.500
D Contact Microchip for details
b 0.239 0.269 0.299
07/19/2015
TITLE GPC DRAWING NO. REV.
8U-7, 8-ball (5x3 Array) Wafer Level Chip-Scale
Package (WLCSP)
GXG 8U-7 D
Note: For the most current package drawings, please see the Microchip Packaging Specification located
at http://www.microchip.com/packaging.

AT25M01
Revision History
10. Revision History

Revision A (July 2019)
Updated to Microchip template. Microchip DS20006226 replaces Atmel document 8823. Updated Part
Marking Information. Added ESD rating. Removed lead finish designation. Added POR recommendations
section. Updated trace code format in package markings. Updated section content throughout for
clarification. Changed EIAJ SOIC package name to SOIJ. Updated the SOIC and SOIJ package drawings
to the Microchip equivalents.
Atmel Document 8823 Revision E (May 2016)

Correct ordering information WLCSP note.
Atmel Document 8823 Revision D (July 2015)

Update the tRI and tFI maximum values, part markings page, and the 8S1 and 8U-7 package drawings.
Atmel Document 8823 Revision C (January 2015)

Correct the Write Timing figure. Update the 8S2 and 8U-7 package drawings, the ordering information
section, and the disclaimer page.
Atmel Document 8823 Revision B (March 2013)

Add part marking. Update data sheet status from advance to complete. Update footers and Atmel fax
number.
Atmel Document 8823 Revision A (January 2012)

Initial document release.

AT25M01
The Microchip Website

Microchip provides online support via our website at http://www.microchip.com/. This website is used to
make files and information easily available to customers. Some of the content available includes:
• Product Support – Data sheets and errata, application notes and sample programs, design
resources, user’s guides and hardware support documents, latest software releases and archived
software
• General Technical Support – Frequently Asked Questions (FAQs), technical support requests,
online discussion groups, Microchip design partner program member listing
• Business of Microchip – Product selector and ordering guides, latest Microchip press releases,
listing of seminars and events, listings of Microchip sales offices, distributors and factory
representatives
Product Change Notification Service

Microchip’s product change notification service helps keep customers current on Microchip products.
Subscribers will receive email notification whenever there are changes, updates, revisions or errata
related to a specified product family or development tool of interest.
To register, go to http://www.microchip.com/pcn and follow the registration instructions.
Customer Support
Users of Microchip products can receive assistance through several channels:
• Distributor or Representative
• Local Sales Office
• Embedded Solutions Engineer (ESE)
• Technical Support
Customers should contact their distributor, representative or ESE for support. Local sales offices are also
available to help customers. A listing of sales offices and locations is included in this document.
Technical support is available through the web site at: http://www.microchip.com/support

AT25M01
Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.
AT 25M01 -S S H M-B
Shipping Carrier Option

B = Bulk (Tubes)
T = Tape and Reel
Product Family
25 = Standard SPI Serial EEPROM Operating Voltage
M = 1.7V to 5.5V
Device Density
M01 = 1 Megabit Package Device Grade or
Wafer/Die Thickness
H or U = Industrial Temperature Range
(-40ºC to 85ºC)
11 = 11mil Wafer Thickness
Package Option
SS = SOIC
S = SOIJ
U = WLCSP
WWU = Wafer Unsawn
Examples:
Device Package Package Package Shipping Carrier Device Grade

Drawing Option Option
Code
AT25M01‑SSHM‑B SOIC SN SS Bulk (Tubes) Industrial
Temperature
AT25M01‑SSHM‑T SOIC SN SS Tape and Reel
(-40°C to 85°C)
AT25M01‑SHM‑B SOIJ SM S Bulk (Tubes)
AT25M01‑SHM‑T SOIJ SM S Tape and Reel
AT25M01‑UUM‑T WLCSP 8U‑7 U Tape and Reel
Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:
• Microchip products meet the specification contained in their particular Microchip Data Sheet.
• Microchip believes that its family of products is one of the most secure families of its kind on the
market today, when used in the intended manner and under normal conditions.
• There are dishonest and possibly illegal methods used to breach the code protection feature. All of
these methods, to our knowledge, require using the Microchip products in a manner outside the
operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is
engaged in theft of intellectual property.
• Microchip is willing to work with the customer who is concerned about the integrity of their code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their
code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

AT25M01
Code protection is constantly evolving. We at Microchip are committed to continuously improving the
code protection features of our products. Attempts to break Microchip’s code protection feature may be a
violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software
or other copyrighted work, you may have a right to sue for relief under that Act.
Legal Notice
Information contained in this publication regarding device applications and the like is provided only for
your convenience and may be superseded by updates. It is your responsibility to ensure that your
application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR
WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY
OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS
CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE.
Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life
support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend,
indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting
from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual
property rights unless otherwise stated.
Trademarks
The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks,
BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR,
HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB,
megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC,
picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC,
SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR,
UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the
U.S.A. and other countries.
APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed
Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge,
ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium,
TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip
Technology Incorporated in the U.S.A.
Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky,
BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController,
dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial
Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain,
Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient
Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE,
Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total
Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are
trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered
trademarks of Microchip Technology Inc. in other countries.

AT25M01
GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of
Microchip Technology Inc., in other countries.
All other trademarks mentioned herein are property of their respective companies.
© 2019, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.
ISBN: 978-1-5224-4753-5
AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex,
DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore,
Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile
are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.
Quality Management System

For information regarding Microchip’s Quality Management Systems, please visit http://
www.microchip.com/quality.

Worldwide Sales and Service
AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE
Corporate Office Australia - Sydney India - Bangalore Austria - Wels
2355 West Chandler Blvd. Tel: 61-2-9868-6733 Tel: 91-80-3090-4444 Tel: 43-7242-2244-39
Chandler, AZ 85224-6199 China - Beijing India - New Delhi Fax: 43-7242-2244-393
Tel: 480-792-7200 Tel: 86-10-8569-7000 Tel: 91-11-4160-8631 Denmark - Copenhagen
Fax: 480-792-7277 China - Chengdu India - Pune Tel: 45-4450-2828
Technical Support: Tel: 86-28-8665-5511 Tel: 91-20-4121-0141 Fax: 45-4485-2829
http://www.microchip.com/support China - Chongqing Japan - Osaka Finland - Espoo
Web Address: Tel: 86-23-8980-9588 Tel: 81-6-6152-7160 Tel: 358-9-4520-820
http://www.microchip.com China - Dongguan Japan - Tokyo France - Paris
Atlanta Tel: 86-769-8702-9880 Tel: 81-3-6880- 3770 Tel: 33-1-69-53-63-20
Duluth, GA China - Guangzhou Korea - Daegu Fax: 33-1-69-30-90-79
Tel: 678-957-9614 Tel: 86-20-8755-8029 Tel: 82-53-744-4301 Germany - Garching
Fax: 678-957-1455 China - Hangzhou Korea - Seoul Tel: 49-8931-9700
Austin, TX Tel: 86-571-8792-8115 Tel: 82-2-554-7200 Germany - Haan
Tel: 512-257-3370 China - Hong Kong SAR Malaysia - Kuala Lumpur Tel: 49-2129-3766400
Boston Tel: 852-2943-5100 Tel: 60-3-7651-7906 Germany - Heilbronn
Westborough, MA China - Nanjing Malaysia - Penang Tel: 49-7131-72400
Tel: 774-760-0087 Tel: 86-25-8473-2460 Tel: 60-4-227-8870 Germany - Karlsruhe
Fax: 774-760-0088 China - Qingdao Philippines - Manila Tel: 49-721-625370
Chicago Tel: 86-532-8502-7355 Tel: 63-2-634-9065 Germany - Munich
Itasca, IL China - Shanghai Singapore Tel: 49-89-627-144-0
Tel: 630-285-0071 Tel: 86-21-3326-8000 Tel: 65-6334-8870 Fax: 49-89-627-144-44
Fax: 630-285-0075 China - Shenyang Taiwan - Hsin Chu Germany - Rosenheim
Dallas Tel: 86-24-2334-2829 Tel: 886-3-577-8366 Tel: 49-8031-354-560
Addison, TX China - Shenzhen Taiwan - Kaohsiung Israel - Ra’anana
Tel: 972-818-7423 Tel: 86-755-8864-2200 Tel: 886-7-213-7830 Tel: 972-9-744-7705
Fax: 972-818-2924 China - Suzhou Taiwan - Taipei Italy - Milan
Detroit Tel: 86-186-6233-1526 Tel: 886-2-2508-8600 Tel: 39-0331-742611
Novi, MI China - Wuhan Thailand - Bangkok Fax: 39-0331-466781
Tel: 248-848-4000 Tel: 86-27-5980-5300 Tel: 66-2-694-1351 Italy - Padova
Houston, TX China - Xian Vietnam - Ho Chi Minh Tel: 39-049-7625286
Tel: 281-894-5983 Tel: 86-29-8833-7252 Tel: 84-28-5448-2100 Netherlands - Drunen
Indianapolis China - Xiamen Tel: 31-416-690399
Noblesville, IN Tel: 86-592-2388138 Fax: 31-416-690340
Tel: 317-773-8323 China - Zhuhai Norway - Trondheim
Fax: 317-773-5453 Tel: 86-756-3210040 Tel: 47-72884388
Tel: 317-536-2380 Poland - Warsaw
Los Angeles Tel: 48-22-3325737
Mission Viejo, CA Romania - Bucharest
Tel: 949-462-9523 Tel: 40-21-407-87-50
Fax: 949-462-9608 Spain - Madrid
Tel: 951-273-7800 Tel: 34-91-708-08-90
Raleigh, NC Fax: 34-91-708-08-91
Tel: 919-844-7510 Sweden - Gothenberg
New York, NY Tel: 46-31-704-60-40
Tel: 631-435-6000 Sweden - Stockholm
San Jose, CA Tel: 46-8-5090-4654
Tel: 408-735-9110 UK - Wokingham
Tel: 408-436-4270 Tel: 44-118-921-5800
Canada - Toronto Fax: 44-118-921-5820
Tel: 905-695-1980
Fax: 905-695-2078

AT25M01 SPI Serial EEPROM Data Sheet 20006226A

Uploaded by

Copyright:

Available Formats

AT25M01 SPI Serial EEPROM Data Sheet 20006226A

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

AT25M01 SPI Serial EEPROM Data Sheet 20006226A

Uploaded by

Copyright:

Available Formats

AT25M01

SPI Serial EEPROM 1 Mbits (131,072 x 8)

© 2019 Microchip Technology Inc. Datasheet 20006226A-page 1

1. Package Types (not to scale).................................................................................... 4

6. Device Commands and Addressing........................................................................ 18

© 2019 Microchip Technology Inc. Datasheet 20006226A-page 2

10. Revision History.......................................................................................................34

The Microchip Website.................................................................................................. 35

Product Change Notification Service.............................................................................35

Product Identification System........................................................................................ 36

Microchip Devices Code Protection Feature................................................................. 36

Quality Management System........................................................................................ 38

Worldwide Sales and Service........................................................................................39

© 2019 Microchip Technology Inc. Datasheet 20006226A-page 3

1. Package Types (not to scale)

© 2019 Microchip Technology Inc. Datasheet 20006226A-page 4

2.1 Chip Select (CS)

2.2 Serial Data Output (SO)

2.3 Write-Protect (WP)

2.4 Ground (GND)

© 2019 Microchip Technology Inc. Datasheet 20006226A-page 5

2.5 Serial Data Input (SI)

2.6 Serial Data Clock (SCK)

2.7 Suspend Serial Input (HOLD)

2.8 Device Power Supply (VCC)

© 2019 Microchip Technology Inc. Datasheet 20006226A-page 6

3.1 SPI Bus Master Connections to Serial EEPROMs

Data Output (SO)

Data Input (SI)

SI SO SCK SI SO SCK SI SO SCK SI SO SCK

CS3 CS2 CS1 CS0 CS CS CS CS

© 2019 Microchip Technology Inc. Datasheet 20006226A-page 7

3.2 Block Diagram

GND Write Protection SI

© 2019 Microchip Technology Inc. Datasheet 20006226A-page 8

4.1 Absolute Maximum Ratings

4.2 DC and AC Operating Range

Parameter Symbol Minimum Typical Maximum Units Conditions

Supply Current ICC2 — 5.0 7.0 mA VCC = 5.0V at 10 MHz,

Supply Current ICC3 — 2.2 3.5 mA VCC = 5.0V at 1 MHz,

Standby Current ISB1 — 0.2 3.0 µA VCC = 1.7V, CS = VCC

© 2019 Microchip Technology Inc. Datasheet 20006226A-page 9

Input VIL(2) -1.0 — VCC x 0.3 V

Input VIH(2) VCC x 0.7 — VCC + 0.5 V

Output VOL1 — — 0.4 V 3.6V ≤ VCC ≤ 5.5V IOL = 3.0 mA

Output VOH1 VCC - 0.8 — — V 3.6V ≤ VCC ≤ 5.5V IOH = -1.6 mA

Output VOL2 — — 0.2 V 1.7V ≤ VCC ≤ 3.6V IOL = 0.15 mA

Output VOH2 VCC - 0.2 — — V 1.7V ≤ VCC ≤ 3.6V IOH = -100 µA

Parameter Symbol Minimum Maximum Units Conditions

© 2019 Microchip Technology Inc. Datasheet 20006226A-page 10

© 2019 Microchip Technology Inc. Datasheet 20006226A-page 11

© 2019 Microchip Technology Inc. Datasheet 20006226A-page 12

4.5 SPI Synchronous Data Timimg

4.6 Electrical Specifications

4.6.1 Power-Up Requirements and Reset Behavior

Symbol Parameter Min. Max. Units

© 2019 Microchip Technology Inc. Datasheet 20006226A-page 13

4.6.1.2 Pin Capacitance

Symbol Test Condition Max. Units Conditions