AprilMay 2023
AprilMay 2023
AprilMay 2023
R18
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD
B. Tech II Year II Semester Examinations, April/May - 2023
LINEAR IC APPLICATIONS
JN
(Common to ECE, EIE)
Time: 3 Hours Max. Marks: 75
PART – B
rs
(50 Marks)
4.a) Design an instrumentation amplifier to have a variable differential gain in the range
5-200. Use a 50 kilo-ohm potentiometer.
b) Draw the circuit diagram of an integrator and explain its working. [5+5]
OR
5.a) Describe the working of practical differentiator circuit. Derive the expression for output
voltage.
b) Explain the monostable multivibrator operation by using op amp. [5+5]
JN
6.a) Discuss in detail about band pass filter with neat sketch.
b) Explain the operation of the second order low pass Butterworth filter. [5+5]
OR
7.a) Explain, how to obtain triangular wave using a square wave generator.
TU
b) What is VCO, draw and explain the functional block diagram of VCO. [5+5]
8.a) Explain the monostable operation of 555 IC timer with neat sketch.
b) Draw and explain the circuit of an astable multivibrator using 555 timer. [5+5]
H
OR
9.a) Draw and explain the principles and description of individual blocks of PLL in detail.
b) Compute the free running frequency fo, lock in range and capture range of PLL 565.
U
Assume RT=20 k-ohm, CT=0.01μF, C=1μF and supply voltage is ± 6v. [5+5]
se
10.a) What are the draw backs of weighted resistor DAC? How they can be overcome by using
R-2R ladder DAC.
b) Find out step size and analog output for 4-bit R-2R ladder DAC, when input is 0 1 1 1
d
and 1 1 1 1, assume Vref = +5V. [5+5]
OR
11.a) With neat sketch explain the principle and operation of successive approximation ADC.
pa
b) Enlist the advantages and disadvantages of dual slope ADC. [5+5]
pe
---ooOoo---
rs
20
23