Scribd Logo
Upload

Welcome to Scribd!

  • 6 views

    Unit-Ii Lpvlsi

    Uploaded by

    patururajesh1985

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd

    Unit-Ii Lpvlsi

    Uploaded by

    patururajesh1985
    6 views74 pages

    Original Title

    UNIT-II LPVLSI PPT

    Copyright

    © © All Rights Reserved

    Available Formats

    PPTX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Download as pptx, pdf, or txt
    6 views74 pages

    Unit-Ii Lpvlsi

    Uploaded by

    patururajesh1985

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Download as pptx, pdf, or txt
    You are on page 1of 74

    UNIT II

    MOS Inverters
    UNIT II-MOS Inverters

     Introduction, inverter and its characteristics, configurations,


    inverter ratio in different situations, switching characteristics,
    delay parameters,driving parameters,Driving large capacitive
    loads.
    MOS Combinational Circuits: introduction, Pass-Transistor
    logic, Gate logic, MOS Dynamic Circuits.
    Different types of inverter configurations
    SWITCHING CHARACTERISTICS
    Delay Parameters
    For 5um technology

    Standard unit of Capacitance Cg


    • It is the gate to channel capacitance of a
    minimum size MOS transistor.
    • gate capacitance value
    Cg=0.01PF

    Delay unit
    Tsd=0.13ns
    Delay time Estimation
    Delay time Estimation
    MOS DYNAMIC CIRCUITS
    Gate Logic

    In gate Logic , conventional gates such as inverters,NAND gates,NOR gates etc., are
    used for the realization of logic functions.
    Fan-In and Fan-Out
    • Fan-in is the number of signal inputs that the gate processes to generate some output.
    • The fan-out is the number of logic inputs driven by a gate
    NMOS NAND and NOR Gates
    • For NMOS NAND Gate,

    ➢ Requires a considerably larger area than those of the corresponding


    NMOS inverter
    • For NMOS NOR Gate,
    ➢ Aspect ratio of the pull-up to any pull down transistor will be the same
    as that of an inverter, irrespective of the number of inputs of the NOR gate
    ➢ Requires a reasonable area because of pull-up transistor geometry is
    not affected by the number of inputs.
    ➢ Use of NOR gate in circuit realization is preferred compared to that of
    NAND gate, when there is a choice.
    NMOS NAND and NOR Gates
    CMOS Realization
    CMOS NAND GATES
    CMOS NOR GATES
    SWITCHING CHARACTERISTICS
    CMOS NOR GATE
    CMOS Complex Logic Gates

    You might also like