Scribd Logo
Upload

Welcome to Scribd!

  • 105 views

    D Cmos L: Omino Ogic

    Uploaded by

    Arpan Katiyar 2K18EC043
    The document summarizes domino CMOS logic. It discusses how a dynamic CMOS logic stage is cascaded with a static CMOS inverter stage, allowing multiple structures to operate in cascade. During precharge, the dynamic stage outputs high and the inverter outputs low. During evaluation, the dynamic stage output either discharges low or stays high. Cascading multiple stages causes the evaluation to ripple through like falling dominos. Limitations include needing an even number of inverters and only supporting non-inverting logic. Charge sharing during evaluation can cause errors. Methods to prevent errors include adding weak pull-up transistors, precharging intermediate nodes, and reducing the logic threshold voltage. Performance can be improved by adjusting transistor

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd

    D Cmos L: Omino Ogic

    Uploaded by

    Arpan Katiyar 2K18EC043
    105 views14 pages
    The document summarizes domino CMOS logic. It discusses how a dynamic CMOS logic stage is cascaded with a static CMOS inverter stage, allowing multiple structures to operate in cascade. During precharge, the dynamic stage outputs high and the inverter outputs low. During evaluation, the dynamic stage output either discharges low or stays high. Cascading multiple stages causes the evaluation to ripple through like falling dominos. Limitations include needing an even number of inverters and only supporting non-inverting logic. Charge sharing during evaluation can cause errors. Methods to prevent errors include adding weak pull-up transistors, precharging intermediate nodes, and reducing the logic threshold voltage. Performance can be improved by adjusting transistor

    Original Description:

    domino logic cmos explained

    Original Title

    cmos domino

    Copyright

    © © All Rights Reserved

    Available Formats

    PPTX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    The document summarizes domino CMOS logic. It discusses how a dynamic CMOS logic stage is cascaded with a static CMOS inverter stage, allowing multiple structures to operate in cascade. During precharge, the dynamic stage outputs high and the inverter outputs low. During evaluation, the dynamic stage output either discharges low or stays high. Cascading multiple stages causes the evaluation to ripple through like falling dominos. Limitations include needing an even number of inverters and only supporting non-inverting logic. Charge sharing during evaluation can cause errors. Methods to prevent errors include adding weak pull-up transistors, precharging intermediate nodes, and reducing the logic threshold voltage. Performance can be improved by adjusting transistor

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Download as pptx, pdf, or txt
    105 views14 pages

    D Cmos L: Omino Ogic

    Uploaded by

    Arpan Katiyar 2K18EC043
    The document summarizes domino CMOS logic. It discusses how a dynamic CMOS logic stage is cascaded with a static CMOS inverter stage, allowing multiple structures to operate in cascade. During precharge, the dynamic stage outputs high and the inverter outputs low. During evaluation, the dynamic stage output either discharges low or stays high. Cascading multiple stages causes the evaluation to ripple through like falling dominos. Limitations include needing an even number of inverters and only supporting non-inverting logic. Charge sharing during evaluation can cause errors. Methods to prevent errors include adding weak pull-up transistors, precharging intermediate nodes, and reducing the logic threshold voltage. Performance can be improved by adjusting transistor

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Download as pptx, pdf, or txt
    You are on page 1of 14

    DOMINO CMOS LOGIC

    Priya Srivastava,090105801
    Sharda University.
    INTRODUCTION:
     A dynamic CMOS logic stage is being cascaded
    with a static CMOS inverter stage.

     The addition of the inverter allows us to operate


    a number of structures in cascade.
     During the precharged stage,
    the output node of the
    dynamic CMOS stage is
    precharged to a high logic
    level, & the output of the
    CMOS inverter becomes low.
     When the clock signal rises
    at the beginning of evaluation
    phase, there are 2
    possibilities: the output node
    is ether discharged to the
    low level or it remains high.
     Each buffer output can make
    almost one transition in
    evaluation phase.
     In a cascade structure
    consisting of several stages,
    the evalution of each stage
    ripples the next stage
    evaluation, similar to the
    chain of dominos falling one
    after the other. The
    structure is called domino
    CMOS structure.
    LIMITATION:
    o The number of inverting static logic stages in
    cascade must be even, to let the inputs of next
    domino stage can have only 0 to 1 transitions during
    the evaluation.

    o Can implement only non-inverting logic .

    o Due to precharge use, can suffer from charge


    sharing during the evaluation which may cause
    erroneous outputs.
    CHARGE SHARING:
     The intermediate node capacitance C2 is
    comparable to the output node capacitance C1.
     Assuming all inputs are low, voltage across C2=0v

     Precharge phase, C1 is charged upto logic level of


    VDD through pMOS transistor.
     In next phase, the clock signal becomes high &
    the evalution starts.
     If the input signal of uppermost nMOS switches
    from low to high, the charge initially at C1 will
    b shared by C2, this phenomenon is called
    charge sharing.
    PREVENTING ERRONEOUS OUTPUT:
     To prevent erroneous output levels due to charge
    sharing,
     1. add a weak pMOS pull-up device to CMOS
    output.
     It forces a high output level unless there is a
    strong pull down path between the output
    and the ground.
     The week pMOS will be turned on only when the
    precharge node voltage is kept high.
     2. use separate pMOS transistors to precharge
    all intermediate nodes in nMOS pull-down
    which have a large capacitance. The
    precharging of all high-capacitances nodes
    within the circuit eliminates all potential
    charge-sharing problems due to evaluation.

     3. the logic threshold voltage is made smaller,


    such that the final stage output is not affected
    by lowering of node voltage due to charge
    sharing.
    IMPROVING PERFORMANCE
     The transient performance of domino CMOS
    logic gates can be improved by adjusting nMOS
    transistor sizes in pull down path, to reduce the
    discharge time.
     The best performance is obtained with a graded
    size of nMOS transistor in series structure,
    where the nMOS transistor closest to the
    output node also has the smallest (W/L) ratio.
    THANK YOU…!!!

    You might also like