Scribd Logo
Upload

Welcome to Scribd!

  • 45 views

    VLSI Objectives Outline 2019

    Uploaded by

    waseem crypto
    This document outlines the course details for the EE-472 VLSI Design course taught at Riphah International University, including the course objectives, topics to be covered each week, textbook recommendations, assessment details and mapping of course learning outcomes to program outcomes. The course aims to provide an in-depth understanding of VLSI engineering concepts, design methodologies, and hands-on training in design methods from the gate level to system level. Assessment includes quizzes, assignments, a semester task, midterm exams and a final exam.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    VLSI Objectives Outline 2019

    Uploaded by

    waseem crypto
    45 views3 pages
    This document outlines the course details for the EE-472 VLSI Design course taught at Riphah International University, including the course objectives, topics to be covered each week, textbook recommendations, assessment details and mapping of course learning outcomes to program outcomes. The course aims to provide an in-depth understanding of VLSI engineering concepts, design methodologies, and hands-on training in design methods from the gate level to system level. Assessment includes quizzes, assignments, a semester task, midterm exams and a final exam.

    Original Description:

    as

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    This document outlines the course details for the EE-472 VLSI Design course taught at Riphah International University, including the course objectives, topics to be covered each week, textbook recommendations, assessment details and mapping of course learning outcomes to program outcomes. The course aims to provide an in-depth understanding of VLSI engineering concepts, design methodologies, and hands-on training in design methods from the gate level to system level. Assessment includes quizzes, assignments, a semester task, midterm exams and a final exam.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    45 views3 pages

    VLSI Objectives Outline 2019

    Uploaded by

    waseem crypto
    This document outlines the course details for the EE-472 VLSI Design course taught at Riphah International University, including the course objectives, topics to be covered each week, textbook recommendations, assessment details and mapping of course learning outcomes to program outcomes. The course aims to provide an in-depth understanding of VLSI engineering concepts, design methodologies, and hands-on training in design methods from the gate level to system level. Assessment includes quizzes, assignments, a semester task, midterm exams and a final exam.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    of 3

    FACULTY OF ENGINEERING & APPLIED SCIENCES

    Department of Electrical Engineering


    Riphah International University, Sector I-14, Hajj Complex, Islamabad, Pakistan

    Course Title : EE-472 VLSI Design


    Prerequisite : FPGA
    Instructor : Dr. Tassadaq Hussain
    Designation : Associate Professor , Faculty of Engineering &Applied Sciences
    E-mail : tassaduq.hussain@riphah.edu.pk
    Phone (Off.) : +92-51-8446000-8 (EXT:328)

    Course Objective:
    VLSI Design course emphasizes on imparting overall exposure to the concept and design methodologies of all
    significant aspects of VLSI engineering relevant to the industry needs. The program offers in-depth, hands-on
    training on various design methods such as gate level, register transfer level, abstract level designs, etc. At the
    end of the course, the student can understand the VLSI manufacturing processor, solve a real-world problems and
    map and port these issues in an integrated circuit.

    CLO1: To identify the Physical Layout and Gate Level System Design using 65 nm ASIC technology. (C1)

    CLO2: To discuss a Gate Array, Full Custom, Structure and Standard ASICs. Understand ASIC technologies with
    respect to cost, performance and flexibility. (C2)

    CLO3: To develop an efficient ASIC while targeting trade-off such as energy, power and area. (C4)

    EE- 472 VLSI Design 4(3+1)


    Introduction to integrated circuits, IC fabrication, monolithic integrated circuits, introduction to MOS technology,
    basic electrical properties of MOS and BiCMOS circuits, basic digital building blocks using MOS transistor basic
    circuit concepts, ultra-fast VLSI circuits and systems and their design.

    Recommended Books:

    1. CMOS VLSI Design: A Circuits and Systems Perspective 4th Edition, Kindle Editionby Neil Weste (Author)
    Published 2011. ISBN-10: 0321547748

    2. Fundamentals of Modern VLSI Devicesby Yuan Taur | Jun 24, 2013 ISBN-10: 1107635713

    3. CMOS VLSI Design: A Circuits and Systems Perspective (3rd Edition) 3rd Editionby Neil Weste (2004)
    ISBN-10: 0321149017

    Office Hours:
    Any time subject to availability in my office
    TA hours: Monday through Friday, 8:30 AM to 12:30 PM
    Class Attendance: Minimum 75% class attendance is mandatory to appear in the examinations.
    Distribution of Theory Marks:
    Quizzes 05%
    Assignment 05 %
    Semester Task 10 %
    Midterm Examinations 30%
    Final Examination 50%
    Total 100 %
    1st Week Past Present and Future of Integrated Circuits
     Introduction to VLSI
    ◦ Classification of ICs
    2nd Week ◦ Design Flow (Y-Map)
    ◦ Fabrication Process

     VLSI Components and Architectures (I)


    ◦ Bipolar Technologies
    3rd Week
    ◦ MOS Transistor Theory

     VLSI Components and Architectures (II)


    4th Week ◦ Delays
    ◦ Power (static , dynamic power)
     VLSI Components and Architectures (III)
    5th Week ◦ ASIC VS FPGAs
    ◦ Types of Integrated Circuits
     Basic Components of Digital System
    ◦ Memories (SRAMs, DRAMs)
    6th Week
    ◦ Microprocessors
    ◦ Buses
    Switch/Transistor Level Circuit Design (I)
    7th Week
    MOS, NMOS
    Switch/Transistor Level Circuit (II)
    8th Week
    PMOS, CMOS
    9th Week Gate Level Design Computational Logic Circuits
    Design For Test
    10th Week
    Testing, Simulating and Prototyping
    Abstract Level Design
    11th Week
    Components: ALU, Buses, Registers etc.
    System on Chip Design
    12th Week
    Using processors, caches, buses etc.

    13th Week Multi-core System on Chip Design


    Ultra-Fast VLSI Circuits and System and Their Design
    14th Week ◦ Gallium arsenide
    ◦ 3D Fabrication
    Ultra-Fast VLSI Circuits and System and Their Design
    15th Week
    ◦ 3D FPGA i.e Tabaula etc

    16th Week Revision


    
    
    Mapping of Course Learning Outcomes (CLO) to Program Learning Outcomes (PLO) /
    Graduate Attribute
    Course
    Code CLOs/ PLOs
    PLO1 PLO2 PLO5 PLO7

    EE-472 CLO1 3
    CLO2 3
    CLO3 3

    EE 471: FPGA-Based System Design


    PLO1: Engineering Knowledge
    PLO2: Problem Analysis
    PLO3: Design/Development of Solutions
    PLO4: Investigation
    PLO5: Modern Tool Usage
    PLO6: The Engineer and Society
    PLO7: Environment and Sustainability
    PLO8: Ethics
    PLO9: Individual and Team Work
    PLO10: Communication
    PLO11: Project Management
    PLO12: Lifelong Learning

    Learning
    Assessments PLOs
    Skills
    CLOs
    Quizzes and
    Mid Term Final Lab
    Assignments
    CLO1 x x C1 1
    CLO2 x C4 2
    CLO3 x P4 3
    CLO4 x

    You might also like